


# IRFZ34S/L

HEXFET® Power MOSFET


- Advanced Process Technology
- Surface Mount (IRFZ34S)
- Low-profile through-hole (IRFZ34L)
- 175°C Operating Temperature
- Fast Switching



## Description

Third Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D<sup>2</sup>Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D<sup>2</sup>Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application. The through-hole version (IRFZ34L) is available for low-profile applications.



## Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V \text{⑤}$	30	A
$I_D @ T_C = 100^\circ\text{C}$	Continuous Drain Current, $V_{GS} @ 10V \text{⑤}$	21	
$I_{DM}$	Pulsed Drain Current ①⑤	120	
$P_D @ T_A = 25^\circ\text{C}$	Power Dissipation	3.7	W
$P_D @ T_C = 25^\circ\text{C}$	Power Dissipation	88	W
	Linear Derating Factor	0.59	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$E_{AS}$	Single Pulse Avalanche Energy②⑤	200	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑤	4.5	V/ns
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	


## Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	1.7	°C/W
$R_{\theta JA}$	Junction-to-Ambient ( PCB Mounted,steady-state)**	—	40	

## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.065	—	V/°C	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$ ⑤
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	—	0.05	$\Omega$	$V_{GS} = 10V, I_D = 18A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 250\mu A$
$g_{fs}$	Forward Transconductance	9.3	—	—	S	$V_{DS} = 25V, I_D = 18A$ ⑤
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	25	$\mu A$	$V_{DS} = 60V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 48V, V_{GS} = 0V, T_J = 150^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20V$
$Q_g$	Total Gate Charge	—	—	46	nC	$I_D = 30A$
$Q_{gs}$	Gate-to-Source Charge	—	—	11		$V_{DS} = 48V$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	22		$V_{GS} = 10V$ , See Fig. 6 and 13 ④ ⑤
$t_{d(on)}$	Turn-On Delay Time	—	13	—	ns	$V_{DD} = 30V$
$t_r$	Rise Time	—	100	—		$I_D = 30A$
$t_{d(off)}$	Turn-Off Delay Time	—	29	—		$R_G = 12\Omega$
$t_f$	Fall Time	—	52	—		$R_D = 1.0\Omega$ , See Fig. 10 ④
$L_S$	Internal Source Inductance	—	7.5	—	nH	Between lead, and center of die contact
$C_{iss}$	Input Capacitance	—	1200	—	pF	$V_{GS} = 0V$
$C_{oss}$	Output Capacitance	—	600	—		$V_{DS} = 25V$
$C_{rss}$	Reverse Transfer Capacitance	—	100	—		$f = 1.0\text{MHz}$ , See Fig. 5 ⑤


## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	30	A	MOSFET symbol showing the integral reverse p-n junction diode. 
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	120		
$V_{SD}$	Diode Forward Voltage	—	—	1.6	V	$T_J = 25^\circ\text{C}$ , $I_S = 30A$ , $V_{GS} = 0V$ ④
$t_{rr}$	Reverse Recovery Time	—	120	230	ns	$T_J = 25^\circ\text{C}$ , $I_F = 30A$
$Q_{rr}$	Reverse Recovery Charge	—	700	1400	nC	$di/dt = 100A/\mu s$ ④ ⑤
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )				


### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ②  $V_{DD} = 25V$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 260\mu H$   
 $R_G = 25\Omega$ ,  $I_{AS} = 30A$ . (See Figure 12)
- ③  $I_{SD} \leq 30A$ ,  $di/dt \leq 200A/\mu s$ ,  $V_{DD} \leq V_{(BR)DSS}$ ,  
 $T_J \leq 175^\circ\text{C}$
- ④ Pulse width  $\leq 300\mu s$ ; duty cycle  $\leq 2\%$ .
- ⑤ Uses IRFZ34 data and test conditions


\*\* When mounted on 1" square PCB (FR-4 or G-10 Material ).  
For recommended footprint and soldering techniques refer to application note #AN-994.




**Fig 1.** Typical Output Characteristics,




**Fig 2.** Typical Output Characteristics,




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current





**Fig 13a.** Basic Gate Charge Waveform



**Fig 13b.** Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



\*  $V_{GS} = 5V$  for Logic Level Devices


Fig 14. For N-Channel HEXFETS

## D<sup>2</sup>Pak Package Outline



## Part Marking Information


### D<sup>2</sup>Pak






## Package Outline

### TO-262 Outline




## Part Marking Information

### TO-262



## Tape & Reel Information

D<sup>2</sup>Pak





## Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier®, IR®, the IR logo, HEXFET®, HEXSense®, HEXDIP®, DOL®, INTERO®, and POWIRTRAIN® are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.