

**SMPS MOSFET**

**IRFP15N60L**

**Applications**

- Zero Voltage Switching SMPS
- Telecom and Server Power Supplies
- Uninterruptible Power Supplies
- Motor Control applications

**Features and Benefits**

- SuperFast body diode eliminates the need for external diodes in ZVS applications.
- Lower Gate charge results in simpler drive requirements.
- Enhanced dv/dt capabilities offer improved ruggedness.
- Higher Gate voltage threshold offers improved noise immunity.

**HEXFET® Power MOSFET**

<b>V<sub>DSS</sub></b>	<b>R<sub>DS(on)</sub> typ.</b>	<b>T<sub>rr</sub> typ.</b>	<b>I<sub>D</sub></b>
600V	385mΩ	130ns	15A



TO-247AC

**Absolute Maximum Ratings**

	Parameter	Max.	Units
I <sub>D</sub> @ T <sub>C</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	15	
I <sub>D</sub> @ T <sub>C</sub> = 100°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	9.7	A
I <sub>DM</sub>	Pulsed Drain Current ①	60	
P <sub>D</sub> @ T <sub>C</sub> = 25°C	Power Dissipation	280	W
	Linear Derating Factor	2.3	W/°C
V <sub>GS</sub>	Gate-to-Source Voltage	±30	V
dv/dt	Peak Diode Recovery dv/dt ③	11	V/ns
T <sub>J</sub>	Operating Junction and	-55 to + 150	
T <sub>STG</sub>	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting torque, 6-32 or M3 screw	1.1(10)	N·m (lbf·in)

**Diode Characteristics**

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	15	A	MOSFET symbol showing the integral reverse p-n junction diode.
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①	—	—	60		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.5	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 15A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time	—	130	200	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 15A
		—	240	360		T <sub>J</sub> = 125°C, di/dt = 100A/μs ④
Q <sub>rr</sub>	Reverse Recovery Charge	—	450	670	nC	T <sub>J</sub> = 25°C, I <sub>S</sub> = 15A, V <sub>GS</sub> = 0V ④
		—	1080	1620		T <sub>J</sub> = 125°C, di/dt = 100A/μs ④
I <sub>RRM</sub>	Reverse Recovery Current	—	5.8	8.7	A	T <sub>J</sub> = 25°C
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

08/26/04

Document Number: 90267

[www.vishay.com](http://www.vishay.com)

# IRFP15N60L

International  
Rectifier

## Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	600	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.39	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	385	460	m $\Omega$	$V_{GS} = 10V, I_D = 9.0\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	3.0	—	5.0	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	50	$\mu\text{A}$	$V_{DS} = 600V, V_{GS} = 0V$
		—	—	2.0	mA	$V_{DS} = 480V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 30V$
	Gate-to-Source Reverse Leakage	—	—	-100	—	$V_{GS} = -30V$
$R_G$	Internal Gate Resistance	—	0.79	—	$\Omega$	$f = 1\text{MHz}$ , open drain

## Dynamic @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Units	Conditions
$g_{fs}$	Forward Transconductance	8.3	—	—	S	$V_{DS} = 50V, I_D = 9.0\text{A}$
$Q_g$	Total Gate Charge	—	—	100		nC
$Q_{gs}$	Gate-to-Source Charge	—	—	30		
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	—	46		
$t_{d(on)}$	Turn-On Delay Time	—	20	—		ns
$t_r$	Rise Time	—	44	—		
$t_{d(off)}$	Turn-Off Delay Time	—	28	—		
$t_f$	Fall Time	—	5.5	—		
$C_{iss}$	Input Capacitance	—	2720	—		pF
$C_{oss}$	Output Capacitance	—	260	—		
$C_{rss}$	Reverse Transfer Capacitance	—	20	—		
$C_{oss \text{ eff.}}$	Effective Output Capacitance	—	120	—		
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related)	—	100	—		

## Avalanche Characteristics

Symbol	Parameter	Typ.	Max.	Units
$E_{AS}$	Single Pulse Avalanche Energy ②	—	320	mJ
$I_{AR}$	Avalanche Current ①	—	15	A
$E_{AR}$	Repetitive Avalanche Energy ①	—	28	mJ

## Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta\text{JC}}$	Junction-to-Case ⑥	—	0.44	°C/W
$R_{\theta\text{CS}}$	Case-to-Sink, Flat, Greased Surface	0.24	—	
$R_{\theta\text{JA}}$	Junction-to-Ambient ⑥	—	40	

### Notes:


- ① Repetitive rating; pulse width limited by max. junction temperature. (See Fig. 11)
- ② Starting  $T_J = 25^\circ\text{C}$ ,  $L = 2.9\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 15\text{A}$ ,  $dV/dt = 10\text{V/ns}$ . (See Figure 12a)
- ③  $I_{SD} \leq 15\text{A}$ ,  $dI/dt \leq 650\text{A}/\mu\text{s}$ ,  $V_{DD} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 150^\circ\text{C}$ .

④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


⑤  $C_{oss \text{ eff.}}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

⑥  $C_{oss \text{ eff. (ER)}}$  is a fixed capacitance that stores the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .


⑦  $R_\theta$  is measured at  $T_J$  approximately  $90^\circ\text{C}$




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
vs. Temperature

# IRFP15N60L


International  
Rectifier




**Fig 5.** Typical Capacitance vs.  
Drain-to-Source Voltage




**Fig 6.** Typ. Output Capacitance  
Stored Energy vs.  $V_{DS}$




**Fig 7.** Typical Gate Charge vs.  
Gate-to-Source Voltage




**Fig 8.** Typical Source-Drain Diode  
Forward Voltage




**Fig 9.** Maximum Safe Operating Area



**Fig 10.** Maximum Drain Current vs.  
Case Temperature




**Fig 11a.** Switching Time Test Circuit




**Fig 11b.** Switching Time Waveforms

# IRFP15N60L


International  
Rectifier




**Fig 12.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 13.** Threshold Voltage vs. Temperature




**Fig 14a.** Maximum Avalanche Energy vs. Drain Current




**Fig 14b.** Unclamped Inductive Test Circuit





**Fig 14c.** Unclamped Inductive Waveforms



**Fig 15a.** Gate Charge Test Circuit



**Fig 15b.** Basic Gate Charge Waveform

**Peak Diode Recovery dv/dt Test Circuit**


\*  $V_{GS} = 5V$  for Logic Level Devices

**Fig 16.** For N-Channel HEXFET® Power MOSFETs

International  
**IR** Rectifier

**IRFP15N60L**

TO-247AC Package Outline Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS		NOTES	
	INCHES	MMILLIMETERS		
	MIN.	MAX.	MIN.	MAX.
A	.183	.209	4.65	5.31
A1	.087	.102	2.21	2.59
b	.039	.055	0.99	1.40
b1	.039	.053	0.99	1.35
b2	.065	.094	1.65	2.39
b3	.065	.092	1.65	2.37
b4	.102	.135	2.59	3.43
b5	.102	.133	2.59	3.38
c	.015	.034	0.38	0.86
c1	.015	.030	0.38	0.76
D	.776	.815	19.71	20.70
D1	.515		13.08	5
D2	.020	.030	0.51	0.76
E	.602	.625	15.29	15.87
E1	.540	—	15.72	—
e	.215 BSC		5.46 BSC	
e1	.010		2.54	
L	.559	.634	14.20	16.10
L1	.146	.169	3.71	4.29
N	3		7.62 BSC	
pP	.140	.144	3.56	3.66
pP1	—	.275	—	6.98
Q	.209	.224	5.31	5.69
R	.178	.216	4.52	5.49
S	.217 BSC		5.51 BSC	

**LEAD ASSIGNMENTS**

1.— GATE
2.— DRAIN
3.— SOURCE
4.— DRAIN

**HEXFET**

1.— GATE
2.— COLLECTOR
3.— Emitter
4.— COLLECTOR

**IGBTs CoPACK**

1.— GATE
2.— COLLECTOR
3.— Emitter
4.— COLLECTOR


**DIODES**

1.— ANODE/OPEN
2.— CATHODE
3.— ANODE

## TO-247AC Part Marking Information

EXAMPLE: THIS IS AN IRFPE30  
WITH ASSEMBLY  
LOT CODE 5657  
ASSEMBLED ON VW 35, 2000  
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line  
position indicates "Lead-Free"



**TO-247AC package is not recommended for Surface Mount Application.**

Data and specifications subject to change without notice.  
This product has been designed and qualified for the Industrial market.  
Qualification Standards can be found on IR's Web site,

**International**  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
TAC Fax: (310) 252-7903  
08/04



### Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products, Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier®, IR®, the IR logo, HEXFET®, HEXSense®, HEXDIP®, DOL®, INTERO®, and POWIRTRAIN® are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.