


V_{DSS} = 200V $R_{DS(on)} = 0.18\Omega$ $I_{D} = 9.8A$

- Isolated Package
- High Voltage Isolation= 2.5KVRMS ®
- Sink to Lead Creepage Dist.= 4.8mm
- Dynamic dv/dt Rating
- Low Thermal Resistance
- Lead-Free

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



Absolute Maximum Ratings

	Parameter	Max.	Units		
I _D @ T _C ≃ 25°C	Continuous Drain Current, V _{GS} @ 10 V	inuous Drain Current, V _{GS} @ 10 V 9.8			
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10 V	6.2	A		
I _{DM}	Pulsed Drain Current ①	39			
P _D @ T _C = 25°C	Power Dissipation	40	W		
	Linear Derating Factor	0.32	W/°C		
V _{GS}	Gate-to-Source Voltage	±20	V		
Eas	Single Pulse Avalanche Energy ②	430	mJ		
IAR	Avalanche Current ①	9.8	A		
Ear	Repetitive Avalanche Energy ①	4.0	mJ		
dv/dt	Peak Diode Recovery dv/dt ③	5.0	V/ns		
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to +150	°C		
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)			
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)			

Thermal Resistance

Document Number: 91150

	Parameter	Min.	Тур.	Max.	Units	
Rejc	Junction-to-Case	_	_	3.1	°C/W	
Reja	Junction-to-Ambient		_	65		

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	200	_	_	٧	V _{GS} =0V, I _D = 250μA	
ΔV _{(BR)DSS} /ΔTJ	Breakdown Voltage Temp. Coefficient	22-01-	0.29	_	V/°C	Reference to 25°C, ID= 1mA	
RDS(on)	Static Drain-to-Source On-Resistance	<u></u>		0.18	Ω	V _{GS} =10V, I _D =5.9A ④	
V _{GS(th)}	Gate Threshold Voltage	2.0	-	4.0	٧	V _{DS} =V _{GS} , I _D = 250μA	
g _{fs}	Forward Transconductance	5.2	-	-	S	V _{DS} =50V, I _D =5.9A ④	
	Busin to Source Lookens Surrent	-	1 t - 1	25	μА	V _{DS} =200V, V _{GS} =0V	
I _{DSS}	Drain-to-Source Leakage Current	_	, :	250	μΑ	V _{DS} =160V, V _{GS} =0V, T _J =125°C	
1	Gate-to-Source Forward Leakage	_	-	100	nA	V _{GS} =20V	
Igss	Gate-to-Source Reverse Leakage	_	-	-100	I IIA	V _{GS} =-20V	
Qg	Total Gate Charge	-	_	70		I _D =18A	
Qgs	Gate-to-Source Charge	_		13	nC	V _{DS} =160V	
Q_{gd}	Gate-to-Drain ("Miller") Charge	-	200 E	39		V _{GS} =10V See Fig. 6 and 13 ®	
t _{d(on)}	Turn-On Delay Time	-	14			V _{DD} =100V	
tr	Rise Time	_	51	_	ns	I _D =18A	
t _{d(off)}	Turn-Off Delay Time	-	45	-		$R_G=9.1\Omega$	
t _f	Fall Time	-	36	_		R _D =5.4Ω See Figure 10 @	
L _D	Internal Drain Inductance	_	4.5	_	nН	Between lead, 6 mm (0.25in.)	
Ls	Internal Source Inductance	13—4	7.5	_	1111.1	from package and center of die contact	
Ciss	Input Capacitance	276	1300	_		V _{GS} =0V	
Coss	Output Capacitance	-	400	~	pF	V _{DS} = 25V	
C _{rss}	Reverse Transfer Capacitance		130	1000		f=1.0MHz See Figure 5	
С	Drain to Sink Capacitance		12		pF	f=1.0MHz	

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
ls	Continuous Source Current (Body Diode)	15 — ,		9.8	۸	A	MOSFET symbol showing the
Ism	Pulsed Source Current (Body Diode) ①	-	11-2	39		integral reverse p-n junction diode.	
V _{SD}	Diode Forward Voltage	-	1.000	2.0	٧	T _J =25°C, I _S =9.8A, V _{GS} =0V ®	
t _{rr}	Reverse Recovery Time		300	610	ns	T _J =25°C, I _F =18A	
Qrr	Reverse Recovery Charge	-	3.4	7.1	μC	di/dt=100A/μs ④	
ton	Forward Turn-On Time	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+LD)					

Notes:

- Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ③ Isp≤18A, di/dt≤150A/ μ s, V_{DD}≤V(BR)DSs, T $_J$ ≤150°C
- ⑤ t=60s, f=60Hz

- ② V_{DD} =50V, starting T_J =25°C, L=6.7mH R_G =25Ω, I_{AS} =9.8A (See Figure 12)
- ⊕ Pulse width ≤ 300 μs; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, T_C=25°C




Fig 2. Typical Output Characteristics, T_C=150°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



* V_{GS} = 5V for Logic Level Devices


Fig 14. For N-Channel HEXFETS

International


TOR Rectifier

TO-220 Full-Pak Package Outline


Dimensions are shown in millimeters (inches)



TO-220 Full-Pak Part Marking Information



Note: "P" in assembly line position indicates "Lead-Free"



Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

TAC Fax: (310) 252-7903

06/04

Document Number: 91150 www.vishay.com



Vishay

Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products. Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier®, IR®, the IR logo, HEXFET®, HEXSense®, HEXDIP®, DOL®, INTERO®, and POWIRTRAIN® are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.

Document Number: 99901 www.vishay.com Revision: 12-Mar-07