

# STW43NM60N

N-channel 600 V, 0.075 Ω, 35 A MDmesh™ II Power MOSFET TO-247

### Features

Туре	V <sub>DSS</sub> (@Tjmax)	R <sub>DS(on)</sub> max	I <sub>D</sub>
STW43NM60N	650 V	< <b>0.088</b> Ω	35 A


- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

### Application


Switching applications

### Description

This series of devices implements second generation MDmesh<sup>™</sup> technology. This revolutionary Power MOSFET associates a new vertical structure to the Company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.



#### Figure 1. Internal schematic diagram



#### Table 1.Device summary

Order code	Marking	Package	Packaging
STW43NM60N	43NM60N	TO-247	Tube

## Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	8
4	Package mechanical data	9
5	Revision history1	1



# 1 Electrical ratings

Table 2.	Absolute	maximum	ratings
	Aboult	maximum	radings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	600	V
V <sub>GS</sub>	Gate- source voltage	± 25	V
I <sub>D</sub>	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	35	А
۱ <sub>D</sub>	Drain current (continuous) at $T_C = 100 \ ^{\circ}C$	22	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	140	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	255	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage temperature	-55 to 150	°C
Тj	Max. operating junction temperature	150	°C

1. Pulse width limited by safe operating area

2. I\_{SD}  $\leq$  35 A, di/dt  $\leq$  400 A/µs, V\_{DD} = 80% V\_{(BR)DSS}

#### Table 3. Thermal data

Symbol Parameter		Value	Unit
Rthj-case	Thermal resistance junction-case max	0.49	°C/W
Rthj-amb	Thermal resistance junction-ambient max	50	°C/W
T <sub>I</sub> Maximum lead temperature for soldering purpose		300	°C

#### Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AS</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	14	A
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> =25 °C, I <sub>D</sub> =I <sub>AS</sub> , V <sub>DD</sub> =50 V)	1000	mJ



## 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_{D} = 1 \text{ mA}, V_{GS} = 0$	600			V
dv/dt <sup>(1)</sup>	Drain source voltage slope	V <sub>DD</sub> =480 V, I <sub>D</sub> = 35 A, V <sub>GS</sub> =10 V		30		V/ns
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max rating V <sub>DS</sub> = Max rating, @125 °C			1 100	μΑ μΑ
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 17.5 A		0.075	0.088	Ω

#### Table 5. On/off states

1. Characteristic value at turn off on inductive load

	_ ,					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> =15 V <sub>,</sub> I <sub>D</sub> = 17.5 A		17		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> = 50 V, f = 1 MHz, V <sub>GS</sub> = 0		4200 290 30		pF pF pF
C <sub>oss eq.</sub> <sup>(2)</sup>	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0$ to 480 V		600		pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD} = 480 \text{ V}, \text{ I}_{D} = 35 \text{ A},$ $V_{GS} = 10 \text{ V},$ (see Figure 15)		130 22 66		nC nC nC
Rg	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level = 20 mV open drain		1.4		Ω

#### Table 6. Dynamic

1. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %

2.  $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DS}$ 

	ownoning times					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on delay time Rise time Turn-off delay time Fall time			25 45 130 60		ns ns ns ns

Table 7. Switching times

#### Table 8. Source drain diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I <sub>SD</sub> I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current Source-drain current (pulsed)				35 140	A A
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 35 A, V <sub>GS</sub> = 0			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	I <sub>SD</sub> = 35 A, di/dt = 100 A/μs V <sub>DD</sub> = 100 V ( <i>see Figure 16</i> )		540 12 44		ns μC Α
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 35 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 100 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16)		660 14 45		ns μC Α

1. Pulse width limited by safe operating area

2. Pulsed: Pulse duration = 300  $\mu s,$  duty cycle 1.5 %



### 2.1 Electrical characteristics (curves)






Figure 3. Thermal impedance











Figure 5.





**Transfer characteristics** 





#### Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage vs temperature




Figure 12. Source-drain diode forward characteristics

5




Figure 11. Normalized on resistance vs temperature






Figure 13. Normalized B<sub>VDSS</sub> vs temperature





7/12


#### 3 **Test circuits**


Figure 14. Switching times test circuit for resistive load















Figure 15. Gate charge test circuit







Figure 19. Switching time waveform



90%


57


## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com



	TO-247 Mechanical data					
Dim.		mm.				
	Min.	Тур	Max.			
А	4.85		5.15			
A1	2.20		2.60			
b	1.0		1.40			
b1	2.0		2.40			
b2	3.0		3.40			
С	0.40		0.80			
D	19.85		20.15			
Е	15.45		15.75			
е		5.45				
L	14.20		14.80			
L1	3.70		4.30			
L2		18.50				
øP	3.55		3.65			
øR	4.50		5.50			
S		5.50				





## 5 Revision history

#### Table 9. Document revision history

Date	Revision	Changes	
16-Nov-2007	1	First release	
23-Sep-2008	2	Document status promoted from preliminary data to datasheet.	



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

