

### N-CHANNEL 600V - 0.050Ω - 70A ISOTOP Zener-Protected MDmesh<sup>™</sup>Power MOSFET

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	ID
STE70NM60	600V	< 0.055Ω	70 A


- TYPICAL  $R_{DS}(on) = 0.050\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- IMPROVED ESD CAPABILITY
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL
- INDUSTRY'S LOWEST ON-RESISTANCE

#### DESCRIPTION


The MDmesh<sup>™</sup> is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH<sup>™</sup> horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

#### **APPLICATIONS**

The MDmesh<sup>™</sup> family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.



### INTERNAL SCHEMATIC DIAGRAM



#### **ORDERING INFORMATION**

SALES TYPE	MARKING	PACKAGE	PACKAGING
STE70NM60	E70NM60	ISOTOP	TUBE

#### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	600	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	600	V
V <sub>GS</sub>	Gate- source Voltage	±30	V
Ι <sub>D</sub>	Drain Current (continuous) at $T_C = 25^{\circ}C$	70	A
ID	Drain Current (continuous) at T <sub>C</sub> = 100°C	44	A
I <sub>DM</sub> (•)	Drain Current (pulsed)	280	A
P <sub>TOT</sub>	Total Dissipation at T <sub>C</sub> = 25°C	600	W
V <sub>ESD(G-S)</sub>	Gate source ESD(HBM-C=100pF, R=15KΩ)	6	KV
	Derating Factor	4.5	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	15	V/ns
T <sub>stg</sub>	Storage Temperature	-65 to 150	°C
Tj	Max. Operating Junction Temperature	150	°C

(•)Pulse width limited by safe operating area

(1) I\_{SD} \leq 70A, di/dt \leq 400 A/\mu s, V\_{DD} \leq V\_{(BR)DSS}, T\_j \leq T\_{JMAX.}

#### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case Max	0.2	°C/W
Rthj-amb	Thermal Resistance Junction-ambient Max	30	°C/W
TI	Maximum Lead Temperature For Soldering Purpose	300	°C

#### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	30	A
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25 \text{ °C}$ , $I_D = I_{AR}$ , $V_{DD} = 35 \text{ V}$ )	1.4	J

#### GATE-SOURCE ZENER DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

#### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

# **ELECTRICAL CHARACTERISTICS** (T<sub>CASE</sub> = 25 °C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A, \ V_{GS} = 0$	600			V
I <sub>DSS</sub>	Zero Gate Voltage	V <sub>DS</sub> = Max Rating			10	μA
	Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating, $T_{C}$ = 125°C			100	μA
IGSS	Gate-body Leakage Current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20V$			±10	μA
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 30 A		0.050	0.055	Ω

#### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance			35		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0		7300 2000 40		pF pF pF
R <sub>G</sub>	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		1.8		Ω

#### SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time	$\label{eq:VDD} \begin{array}{l} V_{\text{DD}} = 300 \; \text{V}, \; I_{\text{D}} = 30 \; \text{A} \\ R_{\text{G}} = 4.7 \Omega \; V_{\text{GS}} = 10 \; \text{V} \\ (\text{see test circuit, Figure 3}) \end{array}$		55 95		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V <sub>DD</sub> = 470 V, I <sub>D</sub> = 60 A, V <sub>GS</sub> = 10 V		178 44.5 95	266	nC nC nC

#### SWITCHING OFF


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>r(Voff)</sub> t <sub>f</sub> t <sub>c</sub>	Off-voltage Rise Time Fall Time Cross-over Time			130 76 105		ns ns ns

#### SOURCE DRAIN DIODE


Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				60 240	A A
V <sub>SD</sub> (1)	Forward On Voltage	$I_{SD} = 60 \text{ A}, V_{GS} = 0$			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$\begin{split} I_{SD} &= 60 \text{ A, } di/dt = 100 \text{ A/}\mu\text{s,} \\ V_{DD} &= 30 \text{ V, } \text{T}_{j} = 150 ^\circ\text{C} \\ (\text{see test circuit, Figure 5}) \end{split}$		600 14 48		ns μC Α


Note: 1. Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
2. Pulse width limited by safe operating area.






**Output Characteristics** 













Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuit For Resistive Load



**Fig. 5:** Test Circuit For Inductive Load Switching And Diode Recovery Times



#### Fig. 2: Unclamped Inductive Waveform






Fig. 4: Gate Charge test Circuit



**\_\_\_** 

DIM.		mm			inch	
Diwi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	11.8		12.2	0.466		0.480
В	8.9		9.1	0.350		0.358
С	1.95		2.05	0.076		0.080
D	0.75		0.85	0.029		0.033
E	12.6		12.8	0.496		0.503
F	25.15		25.5	0.990		1.003
G	31.5		31.7	1.240		1.248
Н	4			0.157		
J	4.1		4.3	0.161		0.169
К	14.9		15.1	0.586		0.594
L	30.1		30.3	1.185		1.193
М	37.8		38.2	1.488		1.503
Ν	4			0.157		
0	7.8		8.2	0.307		0.322





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. © The ST logo is a registered trademark of STMicroelectronics

© 2003 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com