

## STE110NS20FD

## N-channel 200V - 0.022Ω - 110A - ISOTOP MESH OVERLAY™ Power MOSFET

#### **General features**

Туре	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STE110NS20FD	200V	<0.024Ω	110A


- Extremely high dv/dt capability
- 100% avalanche tested
- Gate charge minimized
- ± 20V gate to source voltage rating
- Low intrinsic capacitance
- Fast body-drain diode:low trr, Qrr

### **Description**


Using the latest high voltage MESH OVERLAY™ process, STMicroelectronics has designed an advanced family of Power MOSFETs with outstanding performances. The new patented STrip layout coupled with the Company's proprietary edge termination structure, gives the lowest R<sub>DS(ON)</sub> per area, exceptional avalanche and dv/dt capabilities and unrivalled gate charge and switching characteristics.

## **Applications**

Switching application



### Internal schematic diagram



### **Order codes**

Part number	Marking	Package	Packaging
STE110NS20FD	E110NS20FD	ISOTOP	Tube

Contents STE110NS20FD

# **Contents**

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves)
3	Test circuit
4	Package mechanical data 9
5	Revision history11

STE110NS20FD Electrical ratings

# 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	200	V
V <sub>DGR</sub>	Drain-gate voltage ( $R_{GS}$ = 20 kΩ)	200	V
V <sub>GS</sub>	Gate- source voltage	±20	V
I <sub>D</sub>	Drain current (continuos) at T <sub>C</sub> = 25°C	110	Α
I <sub>D</sub>	Drain current (continuos) at T <sub>C</sub> = 100°C	69	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	440	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25°C	500	W
	Derating factor	4	W/°C
dv/dt (2)	Peak diode recovery voltage slope	25	V/ns
V <sub>ISO</sub>	Insulation winthstand voltage (AC-RMS)	2500	V
T <sub>stg</sub>	Storage temperature	-65 to 150	°C
Tj	Max. operating junction temperature	150	°C

<sup>1.</sup> Pulse width limited by safe operating area

Table 2. Thermal resistance

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case Max	0.25	°C/W
Rthj-amb	Thermal resistance junction-ambient Max	30	°C/W
T <sub>I</sub>	Maximum lead temperature for soldering purpose	300	°C

Table 3. Avalanche data

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by $T_j$ max)	110	А
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50V$ )	750	mJ

**\_\_\_\_** 

<sup>2.</sup>  $I_{SD} \leq 110A$ ,  $di/dt \leq 200A/\mu s$ ,  $V_{DD} = 80\%$   $V_{(BR)DSS}$ 

Electrical characteristics STE110NS20FD

# 2 Electrical characteristics

( $T_{CASE}$ =25°C unless otherwise specified)

Table 4. On/off states

Symbol	Parameter	Test condictions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage $I_D = 250\mu\text{A}, V_{GS} = 0$		200			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max rating $V_{DS}$ = Max rating, @125°C			10 100	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$	2	3	4	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 50A		0.022	0.024	Ω

Table 5. Dynamic

Symbol	Parameter	Test condictions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)max},$ $I_{D} = 50A$		30		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	V <sub>DS</sub> =25V, f=1 MHz, V <sub>GS</sub> =0		7900 1500 460		pF pF pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ = 100V, $I_{D}$ = 100A, $V_{GS}$ = 10V (see Figure 13)		360 35 135	504	nC nC nC

<sup>1.</sup> Pulsed: pulse duration=300µs, duty cycle 1.5%

Table 6. Switching times

Symbol	Parameter	Test condictions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time Rise time	$V_{DD}$ = 100V, $I_{D}$ = 50A $R_{G}$ = 4.7 $\Omega$ V <sub>GS</sub> = 10V (see Figure 12)		40 130		ns ns
t <sub>r(Voff)</sub> t <sub>f</sub> t <sub>c</sub>	Off-voltage rise time Fall time Cross-over time	$V_{DD}$ = 100V, $I_{D}$ = 100A, $R_{G}$ = 4.7 $\Omega$ , $V_{GS}$ = 10V (see Figure 12)		245 140 220		ns ns ns

Table 7. Source drain diode

Symbol	Parameter	Test condictions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				110	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				440	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 100A, V <sub>GS</sub> = 0			1.6	٧
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD}$ =100A, Tj=150°C di/dt = 100A/µs, $V_{DD}$ =160V, (see Figure 17)		225 1.35 12		ns μC Α

<sup>1.</sup> Pulse width limited by safe operating area

<sup>2.</sup> Pulsed: pulse duration=300µs, duty cycle 1.5%

Electrical characteristics STE110NS20FD

## 2.1 Electrical characteristics (curves)

Figure 1. Safe operating area

Figure 2. Thermal impedance




Figure 3. Output characterisics

Figure 4. Transfer characteristics




Figure 5. Transconductance

Figure 6. Static drain-source on resistance




Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage Figure 10. Normalized on resistance vs vs temperature temperature





Figure 11. Source-drain diode forward characteristics



Test circuit STE110NS20FD

## 3 Test circuit

Figure 12. Switching times test circuit for resistive load

Figure 13. Gate charge test circuit




Figure 14. Test circuit for inductive load switching and diode recovery times

Figure 15. Unclamped inductive load test circuit





Figure 16. Unclamped inductive waveform

Figure 17. Switching time waveform




# 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: <a href="https://www.st.com">www.st.com</a>

### **ISOTOP MECHANICAL DATA**

DIM.		mm			inch	
DIWI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α	11.8		12.2	0.466		0.480
В	8.9		9.1	0.350		0.358
С	1.95		2.05	0.076		0.080
D	0.75		0.85	0.029		0.033
E	12.6		12.8	0.496		0.503
F	25.15		25.5	0.990		1.003
G	31.5		31.7	1.240		1.248
Н	4			0.157		
J	4.1		4.3	0.161		0.169
К	14.9		15.1	0.586		0.594
L	30.1		30.3	1.185		1.193
М	37.8		38.2	1.488		1.503
N	4			0.157		
0	7.8		8.2	0.307		0.322



STE110NS20FD Revision history

# 5 Revision history

Table 8. Revision history

Date	Revision	Changes
12-May-2006	3	New template

#### **Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com