PA025XS1

Version : <u>1.2</u>

TECHNICAL SPECIFICATION

MODEL NO. : PA025XS1

Customer's Approved

Customer

Date

Ву

PVI's Confirmation

Approved By

Prepared By

PRIME VIEW INTERNATIONAL CO.,LTD. 3,LI SHIN RD. 1,SCIENCE-BASED INDUSTRIAL PARK,HSINCHU,TAIWAN,R.O.C. Http://www.pvi.com.tw

Date : Jan. 11, 2002

This technical specification is subject to change without notice.

Please return 1 copy with your signature on this page for approval.

TECHNICAL SPECIFICATION

<u>CONTENTS</u>

NO.	ITEM	PAGE
-	Cover	1
-	Contents	2
1	Application	3
2	Features	3
3	Mechanical Specifications	3
4	Mechanical Drawing of TFT-LCD module	4
5	Input / Output Terminals	5
6	Pixel Arrangement and input connector pin NO.	7
7	Absolute Maximum Ratings	8
8	Electrical Characteristics	8
9	Power Sequence	20
10	Optical Characteristics	20
11	Handling Cautions	23
12	Reliability	24
13	Indication of Lot Number Label	24
14	Block Diagram	25
15	Packing	26
-	Revision History	28

1. Application

This technical specification applies to 2.5" color TFT-LCD panel. The 2.5" color TFT LCD panel is designed for camcorder, digital camera application and other electronic products which require high quality flat panel displays.

2. Features


- . Compatible with NTSC or PAL system
- . High Resolution : 112,320 Dots
- . Optimum Viewing Direction : 6 o'clock
- . Up/Down and Left/Right Image Reversion

3. Mechanical Specifications

Parameter	Specifications	Unit
Screen Size	2.5 (diagonal)	inch
Surface Treatment	Anti-Glare	
Display Format	480×234	dot
Active Area	50.21×37.67	mm
Dot Pitch	0.105(W)×0.161(H)	mm
Pixel Configuration	Delta	
Outline Dimension	61.6 (W)×49.3 (H)×5.9 (D)	mm
Weight	28±3	g



4. Mechanical Drawing of panel:



5.Input / Output Terminals

Pin No	Symbol	I/O	Description	Remark
1	STH1	I/O	Start pulse for source driver	Note 5-1
2	AV _{SS}	Ι	Analog GND for source driver	
3	AV_{DD}	Ι	Analog power input for source driver	Note 5-2
4	VB	Ι	Video Input B	
5	V _G	Ι	Video Input G	Note 5-4
6	V _R	Ι	Video Input R	
7	V _{SS}	Ι	Digital GND	
8	V _{DD}	Ι	Digital power input	Note 5-3
9	CPH1	Ι	Sampling and shift clock for source driver	
10	CPH2	Ι	Sampling and shift clock for source driver	
11	CPH3	Ι	Sampling and shift clock for source driver	
12	STH2	I/O	Start pulse for source driver	Note 5-1
13	Q2H	Ι	Video input rotation control	
14	INH	Ι	Output enable for source driver	
15	R/L	Ι	Left/Right Control for source driver	Note 5-1
16	V _{COM}	Ι	Common electrode voltage	Note 5-4
17	V _{COM}	Ι	Common electrode voltage	Note 5-4
18	XOE	Ι	Output enable for gate driver	
19	CPV	Ι	Clock input for gate driver	
20	U/D	Ι	Up/Down Control for gate driver	
21	DIO2	I/O	Vertical start pulse	Noto 5 5
22	DIO1	I/O	Vertical start pulse	- Note 5-5
23	V_{GL}	Ι	Gate off voltage(alternative every 1-H)	Note 5-4
24	V _{EE}	Ι	Gate driver negative voltage	Note 5-6
25	V _{SS}	Ι	GND	
26	V _{CC}	Ι	Logic power for gate driver	Note 5-3
27	V _{GH}	Ι	Gate on voltage	Note 5-7
28	NC	-	No connection	-

Note 5-1 : STH1, STH2 and R/L mode

R/L	STH1	STH2	Remark		
High(VDD)	High(VDD) Input		Left to Right		
Low(0 Volt.)	Low(0 Volt.) Output		Right to Left		


Note 5-2 : $AV_{DD} = +5V$ (Typ.)

The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd. Page:5

Note 5-3 : V_{DD} , V_{CC} = +5V (Typ.)

Note 5-4 : $V_{COM} = 6V_{PP}$.

Phase of the video signal input and V_{COM} The relation between these values could refer to 8-1 Operating condition.



Liquid crystal transmission of the video signal input, V_{COM} and timing

	V _{COM}				
	H Level	L Level			
Video Signal Input Maximum	Black	White			
Video Signal Input Minimum	White	Black			

White : maximum transmission / Black : minimum transmission

The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd. Page:6

28

1


Note 5-5 : DIO1, DIO2 and U/D mode

U/D	DIO1	DIO2	Remark		
High (VDD)	High (VDD) Input		Down to Up		
Low (0 Volt.)	Low (0 Volt.) Output		Up to Down		

Note 5-6 : $V_{EE} = -15V$ (Typ.).

Note 5-7 : V_{GH} = +15V (Typ.).

6. Pixel Arrangement and input connector pin NO.



7. Absolute Maximum Ratings:

The followings are maximum values , which if exceeded, may cause faulty operation or damage to the unit.

				C	JND = C	$V \cdot Ia = 25$
Parameter		Symbol	MIN.	MAX.	Unit	Remark
Supply Voltage	Analog	AV _{DD}	-0.3	+7.0	V	
for Source Driver	Digital	Vdd	-0.3	+7.0		
Supply Voltage	Positive	V _{GH}	-0.3	+45	V	
for Gate Driver	Negative	V_{GL}	-23	+0.3	V	
		$V_{GH} - V_{GL}$	+15	+40	V	
Analog input voltage	·	V _{Video}	-0.3	+7.3	V	Notes:7-1
Storage Temperature			-20	+70	°C	
Operation Temperature			0	+60	°C	Notes:7-2

Notes 7-1 : Analog Input Voltage means V_R,V_G,V_B.

Notes 7-2 : Operating Temperature define that contrast, response time, other display optical character are Ta=+25.

8. Electrical Characteristics


8-1) Operating Condition

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
			+4.5	+5.0	+5.5	V	
		V_{DD}	+3.0	+3.3	+3.6		
		AV_{DD}	+4.5	+5.0	+5.5	V	
Power Supp	lv	V_{GH}	+14.5	+15.0	+15.5	V	
	5	V _{EE}	-15.5	-15.0	-14.5	V	
		V _{GL AC}	-	+6.0	-	V_{P-P}	AC Component of V_{GL}
		$V_{GL DC}$	-12.5	-11.0	-9.5	V	DC Component of V _{GL}
Video Signal (V _R , V _G , V _B)		ViAC	-	+4.0	+4.2	V_{P-P}	AC Component Note 8-2
		V_{iDC}	-	+2.5	-	V	DC Component
V _{COM}		V _{COM AC}	-	+6.0	-	V_{P-P}	AC Component of V _{COM}
		V _{COM DC}	+0.9	+1.0	+1.1	V	DC Component of V _{COM}
	H Level	V _{IH}	+0.7 V_{DD}	-	-	V	
	L Level	V _{IL}	-	-	+0.3 V _{DD}	V	Note 8-1

Note 8-1 : STH1,STH2,CPH1,CPH2,CPH3,Q2H,INH,CPV,XOE,DIO1,DIO2

The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd. Page:8

Note 8-2 : Both NTSC and PAL system Video Signal input waveform is based on 8 steps gray scale.



Black

8-2)Current Consumption (GND=AV_{SS}=0V)

Ta= 25 ℃

∩ [°] (

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
	I _{GH}	V _{GH} =+15V	-	0.026	0.03	mA	
	I _{GL}	V _{GL} =-12V	-	0.35	0.4	mA	V _{GL} center voltage
Current for Driver	I _{cc}	$V_{CC}=+5V$	-	0.1	0.15	mA	
	Al _{DD}	AV _{DD} =+5V	-	1.73	1.83	mA	
	I _{DD}	$V_{DD}=+5V$	-	0.66	0.7	mA	
	I _{EE}	V _{EE} =-15V	-	0.1	0.15	mΑ	

8-3) Backlight driving & Power Consumption

Pin No	Symbol	Description	Remark
1	VL1	Input terminal (Hi voltage side)	
3	VL2	Input terminal (Low voltage side)	Note 8-3

Note 8-3 : Low voltage side of backlight inverter connects with Ground of inverter circuits.

						Ta= 25 €
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
Lamp voltage	VL	-	235	-	Vrms	I∟=3mA
Lamp current	١L		3		mA	
Lamp frequency	PL	25	35	45	KHz	Note 8-4
Kick-off voltage(25 $^{\circ}$ C)	Vs	-	-	400	Vrms	
Kick-off voltage(0 $^{\circ}$ C)	Vs	-	-	520	Vrms	

Note 8-4 : The waveform of lamp driving voltage should be as closed to a perfect SIN wave as possible.

Power Consumption

· · · · · · · · · · · · · · · · · · ·					Ta= 25 ℃
Parameter	Symbol	Conditions	TYP.	Unit	Remark
LCD Panel Power Consumption			18.5	mW	Note 8-5
Backlight Lamp Power Consumption			0.71	W	Note 8-6
Total Power Consumption			0.73	W	


Note 8-5: The power consumption for backlight is not included.


- Note 8-6 : Backlight lamp power consumption is calculated by $I_L \times V_L$.
- 8-4) Input / Output Connector
 - A) LCD Module Connector FFC Down Connector, 28 Pins Pitch : 0.5 mm
 - B) Backlight Connector JST BHR-03VS-1 Pin No. : 3 Pitch : 4 mm


8-5) Timing Characteristics Of Input Signals

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Remark
1Field Scanning Period	t1V	-	262.5	-	Н	
1Line Scanning Period	t1H	-	63.5	-	μs	
Source Driver Operating Frequency	fhc	1.0	3.14	5.0	MHz	
Signal Sampling Pulse Width	tchw	200	317.7	1000	ns	
Signal Sampling Pulse Delay	tchd	95.3	105.9	116.5	ns	tchd 12,23
Signal Sampling Pulse Width(H)	tchwh	142.9	158.8	174.7	ns	
Signal Sampling Pulse Delay(L)	tchwl	142.9	158.8	174.7	ns	
Source Start Signal Pulse Width	tshw	90	317.7	630*	ns	*tshset=tshhld
Source Start Signal Setup Time	tshset	20	158.8	-	ns	
Source Start Signal Hold Time	tshhld	20	158.8	-	ns	
Source Output Enable Pulse Width	tohw	1.0	2.0	-	μs	
Source Start Signal Rising Time	tss	-	9.8	-	μs	
Video Input Signal Start Point	tvs	-	10.0	-	μs	
Phase Difference Between OEH&CPV	toc	1.5	2.3	-	μs	
Gate Clock Period	tcvw	10	63.5	-	μs	
Gate Clock Pulse Width(H)	tcvwh	10	31.7	48	μs	
Gate Clock Pulse Width(L)	tcvwl	10	31.7	48	μs	
Gate Start Signal Pulse Width	tsvw	5	63.5	126**	μs	**tsvset=tsvhld
Gate Start Signal Setup Time	tsvset	5	53.2	-	μs	
Gate Start Signal Hold Time	tsvhld	5	10.3	-	μs	
Phase Difference Between OEH&STH	tosp	-	4	-	μs	
Phase Difference Between SYNC&OEH	tohs	-	1.4	-	μs	
Gate Output Enable Pulse Width	toev	-	2.5	-	μs	
V _{COM} Delay Time	t _{DCOM}	-	-	3	μs	
RGB Delay Time	t _{DRGB}	-	-	2	μs	
Vertical Display Start	tsv	-	3	-	tH	


8-6) Signal Timing Waveforms


















Fig. 8-5 Vertical Shift Clock Timing



PA025XS1

Vertical timing (From up to down)




The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd. Page:18




PA025XS1

Vertical timing (From down to up)



9. Power on Sequence(Voltage source)

The Power on Sequence only effect by V_{CC} , V_{SS} , V_{DD} , V_{EE} and V_{GH} , the others do not care.



2) $0ms < T3 \le T4 \le 10ms$

10. Optical Characteristics

10-1) Specification


Ta = 25℃ Parameter MIN. TYP. Remarks Symbol Condition MAX. Unit Viewing Horizontal \pm 45 \pm 50 deg θ Angle Vertical θ (to 12 10 15 deg Note 10-3 $CR \ge 10$ o'clock) θ (to 6 30 35 deg o'clock) Contrast Ratio CR At optimized 110 150 Note 10-1 Viewing angle 15 30 Note 10-4 Response time Rise Tr $\theta = 0^{\circ}$ ms Fall 25 Τf $\varphi = \mathbf{0}^{\circ}$ 50 ms Transmission 7.5 8.0 8.5 Ratio Т % Uniformity U 70 65 Brightness 200 250 Note 10-2 **cd**/m^² White Х 0.260 0.310 0.360 Y Chromaticity $\theta = 0^{\circ}$ 0.330 0.380 Note 10-2 0.280 Τс 7050 6650 6850 Lamp Life Time 10,000 **+25°**℃ hr

Luminance when LCD is White Luminance when LCD is Black Note 10-1 : CR =


Contrast Ratio is measured in optimum common electrode voltage. The test configurations of contrast ratio see section 10-2.

Note 10-2 : 1.Topcon BM-7(fast) luminance meter 1.0° field of view is used in the testing (after 20~30 minutes operation). 2.Lamp current : 3 mA 3.Inverter model : TDK-347.


Note 10-3 : The definition of viewing angle diagrams :



Note 10-4 : The definitions of response time:



10-2) Test Configuration



11. Handling Cautions

- 11-1) Mounting of module
 - a) Please power off the module when you connect the input/output connector.
 - b) Please connect the ground pattern of the inverter circuit surely. If the connection is not perfect, some following problems may happen possibly.
 - 1. The noise from the backlight unit will increase.
 - 2. The output from inverter circuit will be unstable.
 - 3.In some cases a part of module will heat.
 - c) Polarizer which is made of soft material and susceptible to flaw must be handled carefully.
 - d) Protective film (Laminator) is applied on surface to protect it against scratches and dirt. It is recommended to peel off the laminator before use and taking care of static electricity.
- 11-2) Precautions in mounting
 - a) When metal part of the TFT-LCD module (shielding lid and rear case) is soiled, wipe it with soft dry cloth.
 - b) Wipe off water drops or finger grease immediately. Long contact with water may cause discoloration or spots.
 - c) TFT-LCD module uses glass which breaks or cracks easily if dropped or bumped on hard surface. Please handle with care.
 - d) Since CMOS LSI is used in the module. So take care of static electricity and earth yourself when handling.
- 11-3) Adjusting module
 - a) Adjusting volumes on the rear face of the module have been set optimally before shipment.
 - b) Therefore, do not change any adjusted values. If adjusted values are changed, the specifications described may not be satisfied.
- 11-4) Others
 - a) Do not expose the module to direct sunlight or intensive ultraviolet rays for many Hours.
 - b) Store the module at a room temperature place.
 - c) The voltage of beginning electric discharge may over the normal voltage because of leakage current from approach conductor by to draw lump read lead line around.
 - d) If LCD panel breaks, it is possibly that the liquid crystal escapes from the panel. Avoid putting it into eyes or mouth. When liquid crystal sticks on hands, clothes or feet. Wash it out immediately with soap.
 - e) Observe all other precautionary requirements in handling general electronic components.
 - f) Please adjust the voltage of common electrode as material of attachment by 1 module.

12. Reliability

No.	Test Item	Test Condition		
1	High Temperature Storage Test	Ta = +70 °C , 240 hrs		
2	Low Temperature Storage Test	Ta = -20°C , 240 hrs		
3	Low Temperature Operation Test	Ta = 0 °C, 240 hrs		
4	High Temperature & High Humidity Operation Test	Ta = +60℃, 95%RH, 240 hrs		
5	Thermal Cycling Test	-25°C →+25°C → +70°C , 200 Cycles		
5	(non-operating)	30 min 5min 30 min		
		Frequency : 10 ~ 55 Hz		
6	Vibration Test	Amplitude : 1.0 mm		
	(non-operating)	Sweep time: 11 mins		
		Test Period: 6 Cycles for each direction of X, Y, Z		
7 Shock Test (non-operating)	Shock Tost	100G, 6ms		
		Direction: $\pm X$, $\pm Y$, $\pm Z$		
		Cycle: 3 times		
8	Electrostatic Discharge Test (non-operating)	150pF, 330 Ω		
		Air: \pm 15KV; Contact: \pm 8KV		
		10 times/point, 4 points/panel face		


Ta: ambient temperature

[Criteria]


Under the display quality test conditions with normal operation state, there should be no change which may affect practical display function.


13. Indication of Lot Number Label

a) Indicated contents of the label




14. Block Diagram





The information contained herein is the exclusive property of Prime View International Co., Ltd. and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of Prime View International Co., Ltd. Page:26

PA025XS1



Revision History

Rev.	Issued Date	Revised Contents		
0.1	Apr. 11, 2001	NEW		
0.2	Jun. 05, 2001	Page 25,26 : Add Packing drawing		
1.0	Oct. 18, 2001	Page 3 : Mechanical Specifications (Weight & range)		
		Page 8 : Operating Condition (Video Signal)		
		Page 9 : Current Consumption & Backlight driving & Power Consumption		
		Add Note 8-2		
		Page 20 : Optical Characteristics		
		Page 22 : Test Configuration		
1.1	Nov. 13, 2001	Page 18,19 : Vertical timing Modify		
		Page 26,27 : Packing drawing Modify		
1.2	Jan. 11, 2002	Page 8 : Operating Condition (V _{CC} & V _{DD} & V _{GL DC} & V _{EE})		