

Customer

# POWERTIP TECH. CORP.

## DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

# **Specification For Approval**

Mode	el Ty	pe	:	: LCD Mo	LCD Module					
Samı	ple C	ode	:	:						
Mass	s Pro	duction	Code	: <u>PG9832</u>	PG9832LRU-ANN-B					
Edi	t		:	: 0						
Customer	Sign	Sales	Sign	Approved	By	Prepared	Ву			

## **CONTENTS**

# 1.SPECIFICATIONS

- 1.1 Features
- 1.2 Mechanical Specifications
- 1.3 Absolute Maximum Ratings
- 1.4 DC Electrical Characteristics
- 1.5 Optical Characteristics
- 1.6 Backlight Characteristics

# 2.MODULE STRUCTURE

- 2.1 Counter Drawing
- 2.2 Interface Pin Description
- 2.3 Timing Characteristics
- 2.4 Display Command

#### 1. SPECIFICATIONS

#### 1.1 Features

- Full dot-matrix structure with 98 dots \*32 dots
- 1/32 Duty, 1/6 bias
- STN LCD positive, yellow green
- Transflective LCD
- 6 o'clock viewing angle
- 8 bits parallel data input
- Built-in LED backlight

#### 1.2 Mechanical Specifications

• Outline dimension : 52.0mm(L)\*44.0mm(W)\*13.5mm max.(H)

Viewing area : 46.0mm \*18.5mm
 Active area : 43.08mm \*15.64mm
 Dot size : 0.4mm \*0.45mm
 Dot pitch : 0.44mm \*0.49mm

# 1.3 Absolute Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Power supply Voltage	VDD	-	0	7.0	V
LCD drive Supply voltage	VDD-VEE	-	-	16.5	V
Input voltage	VIN	-	VSS-0.3	0.3	V
Operating temperature	TOPR	-	0	50	°C
Storage temperature	TSTG	-	-20	70	°C
Humidity*1	HD	-	-	90	%RH

#### 1.4 DC Electrical Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Logic Supply voltage	Vdd	-	4.5	5.0	5.5	V
"H" input voltage	Vih	ı	0.8VDD	ı	Vdd	V
"L" input voltage	VIL	-	VSS	-	0.2VDD	V
Supply current	ІОР	V <sub>DD</sub> =5V	ı	1.6	-	mA
LCD driving voltage	VLCD	VDD-VO	-	5.9	-	V


# 1.5 Optical Characteristics


1/32 duty	1/6 bias	Vopr=5.9,	$Ta=25^{\circ}C$
1/32 duty	, 1/O Dias,	V Opi 3.7,	1 a 25 C

Item	Symbol	Conditions	Min.	Тур.	Max	Reference
Viewing angle	θ	C≥2.0,Ø=0°C	35°	-	1	Notes 1 & 2
Contrast	С	θ=5°, Ø=0°	ı	3	-	Note 3
Response time(rise)	tr	θ=5°, Ø=0°	-	150ms	300ms	Note 4
Response time(fall)	tf	θ=5°, Ø=0°	-	300ms	500ms	Note 4

Note 1: Definition of angles  $\theta$  and  $\emptyset$ 

Note 2: Definition of viewing angles  $\theta 1$  and  $\theta 2$ 






viewing angle  $\theta$  ( $\varnothing$  fixed) Note: Optimum viewing angle with the naked eye and viewing angle  $\theta$  at Cmax. Above are not always the same

Note 3: Definition of contrast C


Brightness (reflection) of unselected dot (B2) C =

Brightness (reflection) of selected dot (B1)

Brightness (reflection) of selected dot



Note 4: Definition of response time



 $V_{OPR}$  : Operating voltgae  $f_{FRM}$  : Frame frequency  $t_r$  : Response time (rise)  $t_f$  : Response time (fall)

panel which is displayed 1 cm<sup>2</sup>



# POWERTIP TECHNOLOGY CORPORATION DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

# 1.6 Backlight Characteristic

The LCD Module is backlight using a LED panel

•. Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Forward current	IF	TA=25°C	ı	300	mA
Reverse voltage	VR	TA=25°C	1	8	V
Power dissipation	Po	TA=25°C	-	1.38	W
Operating Temperature	TOPR	-	-20	70	°C
Storage temperature	TSTG	-	-40	80	°C

## •. Electrical Ratings

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Forward voltage	VF	F IF=120mA 3.8		4.2	4.6	V
Reverse current	IR	VR=8V	-	ı	0.2	mA
Luminous intensity	IV	IF=120mA	200	250	ı	cd/m <sup>2</sup>
Wavelength	λp	IF=120mA	565	ı	571	nm
Color	Yellow Gre	en				

# 2. MODULE STRUCTURE


# 2.1 Counter Drawing

\*See Appendix

# 2.2 Interface Pin Description

Pin No	Symbol	Function
1	Vss	Signal ground (GND)
2	Vdd	Power supply for logic (+5V)
3	VEE	Operating voltage for LCD (variable)
4	A0	"L" is instruction "H" is data
5	CS1	Chip enable active "L", segment 0~segment 61
6	CS2	Chip Enable active "L", segment 62~segment 98
7	CL	Clock input 2KHZ
8	RD (E)	Data read (68-family MPU : Enable Signal)
9	$\overline{\mathrm{WR}} \left( \mathrm{R} / \overline{\mathrm{W}} \right)$	Data write (68-family MPU: Data read and write)
10-13	DB0~DB3	Four low order bi-directional three-state data bus lines. Used for data transfer between the MPU and the LCD module. These four are not used during 4-bit operation.
14-17	DB4~DB7	Four high order bi-directional three-state data bus lines. Used for data transfer between the MPU and the LCD module.  DB7 can be used as a busy flag.
18	RES	Reset the system
19	A	LED backlight drive voltage V+
20	K	LED backlight drive voltage ground

Contrast Adjust







POWERTIP TECHNOLOGY CORPORATION
DISPLAY DEVICES FOR BETTER ELECTRONIC DESIGN

# 2.3 Timing Characteristics

•.MPU Bus Read/Write I (80-family MPU)



• MPU Bus Read/Write II (68-family MPU)



#### •MPU Bus Read/Write I (80-family MPU)

 $V_{DD}=+5V\pm10\%, V_{SS}=0V, T_{a}=-20 \text{ to } 70^{\circ}C$ 

Item	Symbol	Conditions	Min.	Max.	Unit
Address hold time	tAH8	-	10	ı	ns
Address setup time	tAW8	1	20	1	ns
System cycle time	tCYC8	-	1000	-	ns
Control pulse width	tCC	-	200	-	ns
Data setup time	tDS8	-	80	-	ns
Data hold time	tDH8	-	10	-	ns
RD access time	tACC8	CL=100 PF	-	90	ns
Output disable time	tCH8		10	60	ns

#### •MPU Bus Read/Write II (68-family MPU)

#### $VDD=+5V\pm10\%$ , VSS=0V, Ta=-20 to $70^{\circ}C$

Item		Symbol	Conditions	Min.	Max.	Unit
System cycle ti	vstem cycle time		-	1000	-	ns
Address setup ti	me	tAW6	-	20	-	ns
Address hold ti	me	tAH6	1	10	-	ns
Data hold tim	e	tDS6	-	80	-	ns
Data hold tim	e	tDH6	-	10	_	ns
Output disable to	ime	tOH6	CL=100 PF	10	60	ns
Access time		tACC6		-	90	ns
F 11 1 11	Read		-	100	-	ns
Enable pulse width	Write	tEW	-	80	-	ns

# 2.4 Display Command COMMAND

#### **Summary**

Command						Code						
	A0	E RD	R/W WR	D7	D6	D5	D4	D5	D2	D1	D0	Function
Display On/Off	0	1	0	1	0	1	0	1	1	1	0/1	Turns display on or off.
												1: ON, 0:OFF
Display start line	0	1	0	1	1	0	Displa	y sta	rt ad	dress(	o to	Specifies RAM line corresponding to top
							31)					line of display.
Set page address	0	1	0	1	0	1	1	1	0	Page(0	to 3)	Sets display RAM page in page address
												register.
Set column	0	1	0	0		Calan		1	( - 4 -	70)		Sets display RAM column address in
(segment) address						Colum	nn addr	ess (	οιο	19)		column address register.
												Reads the following status:
												BUSY 1: Busy
												0: Ready
												ADC 1: CW output
Read status	0	0	1	Busy	ADC	ON/OFF	Reset	0	0	0	0	0: CCW output
												ON/OFF 1: Display off
												0: Display on
												RESET 1: Being reset
												0: Normal
Write display data	1	1	0			V	Vrite da	ta				Write data from data bus into display RAM.
Read display data	1	0	1				1 1					Reads data from display RAM onto data
						К	Read dat	ta				bus.
Select ADC	0	1	0	1	0	1	0	0	0	0	0/1	0: CW output, 1:CCW output
Static drive	0	1	0	1	0	1	0	0	1	0	0/1	Selects static driving operation.
ON/OFF												1:static drive, 0: Normal driving
Select duty	0	1	0	1	0	1	0	1	0	0	0/1	Selects LCD duty cycle
												1: 1/32, O: 1/16
Read-Modify-Write	0	1	0	1	1	1	0	0	0	0	0	Read-modify-write ON
End	0	1	0	1	1	1	0	1	1	1	0	Read-modify-write OFF
Reset	0	1	0	1	1	1	0	0	0	1	0	Software reset

Table 1



#### **Command description**

Table 1 is the command table. The SED1520 series identifies a data bus using a combination of A0 and R/ $\overline{\text{W}}$  (RD or  $\overline{\text{WR}}$ ) signals. As the MPU translates a command in the internal timing only (independent from the external clock). Its speed is very high. The busy check is usually not required.

#### **Display ON/OFF**

A0	E RD	R/W WR	D7	D6	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D1	D <sub>0</sub>	
0	1	0	1	0	1	0	1	1	1	D	А

AEH, AFH

This command turns the display on and off.

D=1: Display OND=0: Display OFF

#### **Display Start Line**

This command specifies the line address shown if Figure 1 and indicates the display line that corresponds to COM0. The display area begins at the specified line address and continues in the line address increment direction. This area having the number of lines of the specified display duty is displayed. If the line address is changed dynamically by this command the vertical smooth scrolling and paging can be used.

		Е	R/W								
	Α0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
ĺ	0	1	0	1	1	0	A4	Аз	A2	A1	Ao

C0H,DFH

This command loads the display start line register.

A4	А3	A2	A1	Α0	Line Address
0	0	0	0	0	0
0	0	0	0	1	1
		:			:
		:			:
1	1	1	1	1	31

See Figure 1.

#### **Set Page Address**

This command specifies the page address that corresponds to the low address of the display data RAM when it is accessed by the MPU. Any bit of the display data RAM can be accessed when its page address and column address are specified. The display status is not changed even when the page address is changed.

A0	E RD	R/W WR	D7	D6	D <sub>5</sub>	D4	D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	1	0	1	0	1	1	1	0	A1	A0

B8H,BBH



This command loads the page address register.

A1	A0	Page
0	0	0
0	1	1
1	0	2
1	1	3

#### Set column Address

This command specifies a column address of the display data RAM. When the display data RAM is accessed by the MPU continuously, the column address is incremented by 1 each time it is accessed from the set address. Therefore, the MPU can access to data continuously. The column address stops to be incremented at address 80, and the page address is not changed continuously.

	Е	R/W								
A0	RD	WR	D7	D6	D5	D4	Dз	D <sub>2</sub>	D1	D <sub>0</sub>
0	1	0	0	A6	A5	A4	А3	A2	A1	A0

00H.4FH

This command loads the column address register.

A6	A5	A4	А3	A2	A1	A0	Line Address
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
			:				:
			:				:
1	0	0	1	1	1	1	79

#### **Read Status**

	A0		R/W WR	D7	D6	D5	D4	D3	D2	D1	D0
Ī	0	0	1	BUSY	ADC	ON/OF		0	0	0	0
						F	RESET				

Reading the command I/O register (A0=0) yields system status information.

- The busy bit indicates whether the driver will accept a command or not. Busy=1: The driver is currently executing a command or is resetting. No new command will be accepted.
  - Busy=0: The driver will accept a new command.
- The ACD bit indicates the way column addresses are assigned to segment drivers.
  - ADC=1: Normal. Column address  $n \rightarrow$  segment driver n.
  - ADC=0: Inverted. Column address 79-u  $\rightarrow$  segment driver u.
- The ON/OFF bit indicates the current status of the display. It is the inverse of the polarity of the display ON/OFF command. ON/OFF=1: Display OFF



ON/OFF=0: Display ON

• The RESET bit indicates whether the driver is executing a hardware or software reset or if it is in normal operating mode.

RESET=1: Currently executing reset command.

RESET=0: Normal operation

#### Write Display Data

Ī		Е	R/W								
	Α0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
Ì	1	1	0				Write	data			

Writes 8-bit of data into the display data RAM, at a location specified by the contents of the column address and page address registers and then increments the column address register by one.

#### **Read Display Data**

	Е	R/W								
A0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
1	0	1				Read	data			

Reads 8-bits of data from the data I/O latch, updates the contents of the I/O latch with display data from the display data RAM location specified by the contents of the column address and page address registers and then

increments the column address register.

After loading a new address into the column address register one dummy read is required before valid data is obtained.

#### **Select ADC**

	Е	R/W								
A0	RD	WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
0	1	0	1	0	1	0	0	0	0	D

A0H, A1H

This command selects the relationship between display data RAM column addresses and segment drivers.

D=1: SEG0  $\leftarrow$  column address 4FH,...(inverted)

D=0: SEG0  $\leftarrow$  column address 00H,...(normal)

This command is provided to reduce restrictions on the placement of driver ICs and routing of traces during printed circuit board design. See Figure 1 for a table of segments and column addresses for the two values of D.

#### **Static Drive ON/OFF**

A0	E RD	R/W WR	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>	
0	1	0	1	0	1	0	0	1	0	D	A4H

A4H, ,A5H

Forces display on and all common outputs to be selected.

D=1: Static drive on D=0: Static drive off

#### **Select Duty**

	A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>
1	0	1	0	1	0	1	0	1	0	0	D

A8H, ,A9H

This command sets the duty cycle of the LCD drive.

SED1520

D=1: 1/32 duty cycle D=0: 1/16 duty cycle

#### Read-Modify-Write

A0	E RD	R/W WR	D7	D6	D5	D4	<b>D</b> 3	D2	D1	D <sub>0</sub>
0	1	0	1	1	1	0	0	0	0	0


EOH

This command defeats column address register auto-increment after data reads. The current contents of the column address register are saved. This mode remains active until an End command is received.

• Operation sequence during cursor display.

When the End command is entered, the column address is returned to the one used during input of Read-Modify-Write command. This function can reduce the load of MPU when data change is repeated at a specific display area (such as cursor blinking).


\* Any command other than Data Read or Write can be used in the Read-Modify-Write mode. However, the Column Address Set command cannot be used.



#### End

A0	E RD	R/W WR	D7	D6	D5	D4	D3	D2	D1	Do	
0	1	0	1	1	1	0	1	1	1	0	EEH

This command cancels read-modify-write mode and restores the contents of the column address register to their value prior to the receipt of the Read-Modify-Write command.



#### Reset

	Е	R/w								
A0	RD	WR	D7	D6	D5	D4	D3	D2	D1	D <sub>0</sub>
0	1	0	1	1	1	0	0	0	1	0

E2H

#### This command clears

- the display start line register.
- and set page address register to 3 page. It does not affect the contents of the display data RAM.

Figure 1

Figure 1		7									Г	· ·	C .
Page address	Data											Line	Command
	D0					-	_				+	address 0011	output COM 0
	D1						-				F	01	COM 0
	D2				-		┪				F	02	COM 1
	D3										ŀ	03	COM 2
D1,D2=0,0	D4						+	100 march 100 ma			ŀ	04	COM 4
	D5	<b></b>	Page 0									05	COM 5
	D6		1 45° 0								06	COM 6	
	D7											07	COM 7
	D0											08	COM 8
	D1											09	COM 9
	D2	1										0A	COM 10
0.1	D3	1	•					D 1			Ī	0B	COM 11
0,1	D4	1						Page 1			Ī	0C	COM 12
	D5	1										0D	COM 13
	D6	1									Ī	0E	COM 14
	D7											0F	COM 15
	D0											10	COM 16
	D1											11	COM 17
	D2											12	COM 18
1,0	D3							Page 2			Ĺ	13	COM 19
1,0	D4	<u> </u>									14	COM 20	
	D5										L	15	COM 21
	D6	_							L	16	COM 22		
	D7											17	COM 23
	D0										-	18	COM 24
	D1	١,									-	19	COM 25
	D2	4 !									F	1A 1B	COM 26
1,1	D3							Page 3					COM 27
	D4 D5	- 1									-	1C 1D	COM 28 COM 29
		D6								-	1E	COM 29 COM 30	
	D6	-	1		l						-	1F	COM 30
	D/	Н	T		П	Т						11	COM 31
	,0,	00 H	02	03	94	5	90		~	6			
	.ess	jö	1			٩			28	29	30		
	Hay												
	Column address ADC D0="1"												
	olumn D0="1"	30 H	28	27	26	5	24		02	01	00		
	170		10	2	2	7	00		0	0	0		
	$\Box$		Ш	Ш	Ш								
	_ ا	0 -	2	3	4	2	9 1		45	46	47		
	SEG pin	SEG 0							4	4	4		
		S											
	•												

Display Data RAM Addressing

• (98 \* 32) is consisted of 2(49 \* 32), CS1 enable left (49 \* 32)

CS2 enable right (49 \*32)

