

# LM3S628 Microcontroller

DATA SHEET

## Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007-2008 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





## **Table of Contents**

About	This Document	16
Audien	ce	16
About 7	This Manual	16
Related	Documents	16
Docum	entation Conventions	16
1	Architectural Overview	19
1.1	Product Features	
1.2	Target Applications	
1.3	High-Level Block Diagram	
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	29
1.4.9	System Block Diagram	
2	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3	Memory Map	
4	Interrupts	
-	•	
5	JTAG Interface	
5.1	Block Diagram	
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	
5.2.4	Operational Considerations	
5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6	System Control	
6.1	Functional Description	
6.1.1	Device Identification	51

6.1.2	Reset Control	51
6.1.3	Power Control	
6.1.4	Clock Control	. 54
6.1.5	System Control	
6.2	Initialization and Configuration	. 58
6.3	Register Map	
6.4	Register Descriptions	. 59
7	Internal Memory	108
7.1	Block Diagram	108
7.2	Functional Description	
7.2.1	SRAM Memory	
7.2.2	Flash Memory	
7.3	Flash Memory Initialization and Configuration	
7.3.1	Changing Flash Protection Bits	
7.3.2	Flash Programming	
7.4 7.5	Register Map Flash Register Descriptions (Flash Control Offset)	
7.5 7.6	Flash Register Descriptions (System Control Offset)	
<b>8</b> 8.1	General-Purpose Input/Outputs (GPIOs)	
8.2	Block Diagram Functional Description	
8.2.1	Data Control	
8.2.2	Interrupt Control	
8.2.3	Mode Control	
8.2.4	Pad Control	
8.2.5	Identification	
8.3	Initialization and Configuration	128
8.4	Register Map	129
8.5	Register Descriptions	131
9	General-Purpose Timers	163
9.1	Block Diagram	163
9.2	Functional Description	
9.2.1	GPTM Reset Conditions	
9.2.2		165
9.2.3	16-Bit Timer Operating Modes	
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2 9.3.3	32-Bit Real-Time Clock (RTC) Mode 16-Bit One-Shot/Periodic Timer Mode	
9.3.3 9.3.4	16-Bit Input Edge Count Mode	
9.3.5	16-Bit Input Edge Timing Mode	
9.3.6	16-Bit PWM Mode	
9.4	Register Map	
9.5	Register Descriptions	
10	Watchdog Timer	
10.1	Block Diagram	
10.2	Functional Description	

10.3	Initialization and Configuration	200
10.4	Register Map	200
10.5	Register Descriptions	201
11	Analog-to-Digital Converter (ADC)	222
11.1	Block Diagram	
11.2	Functional Description	
11.2.1	Sample Sequencers	
11.2.2	Module Control	224
11.2.3	Hardware Sample Averaging Circuit	225
11.2.4	Analog-to-Digital Converter	
11.2.5	Differential Sampling	225
11.2.6	Test Modes	227
11.2.7	Internal Temperature Sensor	227
11.3	Initialization and Configuration	228
11.3.1	Module Initialization	228
11.3.2	Sample Sequencer Configuration	228
11.4	Register Map	228
11.5	Register Descriptions	229
12	Universal Asynchronous Receivers/Transmitters (UARTs)	255
12.1	Block Diagram	
12.2	Functional Description	256
12.2.1	Transmit/Receive Logic	
12.2.2	Baud-Rate Generation	
12.2.3	Data Transmission	257
12.2.4	FIFO Operation	258
12.2.5	Interrupts	258
12.2.6	Loopback Operation	259
12.3	Initialization and Configuration	259
12.4	Register Map	260
12.5	Register Descriptions	261
13	Synchronous Serial Interface (SSI)	294
13.1	Block Diagram	
13.2	Functional Description	294
13.2.1	Bit Rate Generation	295
13.2.2	FIFO Operation	295
13.2.3	Interrupts	295
13.2.4	Frame Formats	296
13.3	Initialization and Configuration	303
13.4	Register Map	304
13.5	Register Descriptions	305
14	Inter-Integrated Circuit (I <sup>2</sup> C) Interface	331
14.1	Block Diagram	
14.2	Functional Description	
14.2.1	I <sup>2</sup> C Bus Functional Overview	
14.2.2	Available Speed Modes	
1100	Interrupts	335
14.2.3		000

14.2.5	Command Sequence Flow Charts	336
14.3	Initialization and Configuration	
14.4	I <sup>2</sup> C Register Map	
14.5	Register Descriptions (I <sup>2</sup> C Master)	
14.6	Register Descriptions (I2C Slave)	
15	Pin Diagram	
16	Signal Tables	367
17	Operating Characteristics	373
18	Electrical Characteristics	374
18.1	DC Characteristics	374
18.1.1	Maximum Ratings	374
	Recommended DC Operating Conditions	
18.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
18.1.4	Power Specifications	
18.1.5	Flash Memory Characteristics	
18.2	AC Characteristics	
18.2.1	Load Conditions	
	Clocks	
	Analog-to-Digital Converter	
	I <sup>2</sup> C Synchronous Serial Interface (SSI)	
	JTAG and Boundary Scan	
	General-Purpose I/O	
10.2.7	•	
1828	Reset	382
18.2.8 <b>19</b>	Reset Package Information	
19	Package Information	385
	Package Information Serial Flash Loader	385 387
19 A	Package Information	<b>385</b> <b>387</b> 387
<b>19</b> <b>A</b> A.1	Package Information Serial Flash Loader Serial Flash Loader	<b>385</b> <b>387</b> 387 387
<b>19</b> <b>A</b> A.1 A.2	Package Information Serial Flash Loader Serial Flash Loader Interfaces	<b>385</b> <b>387</b> 387 387 387
<b>19</b> <b>A</b> A.1 A.2 A.2.1	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART	<b>385</b> <b>387</b> 387 387 387 387
<b>19</b> A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format	<b>385</b> <b>387</b> 387 387 387 387 388 388
<b>19</b> <b>A</b> A.1 A.2 A.2.1 A.2.2 A.3	Package Information         Serial Flash Loader         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets	<b>385</b> <b>387</b> 387 387 387 387 388 388 388 388
<b>19</b> A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3	Package Information         Serial Flash Loader         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets         Receiving Packets	<b>385</b> <b>387</b> 387 387 387 387 388 388 388 388 388
<b>19</b> A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4	Package Information         Serial Flash Loader         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets         Receiving Packets         Commands	<b>385</b> <b>387</b> 387 387 387 387 388 388 388 388 388 388
<b>19</b> A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1	Package Information         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets         Receiving Packets         Commands         COMMAND_PING (0X20)	385 387 387 387 387 387 388 388 388 388 388
<b>19</b> A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2	Package Information	385 387 387 387 387 387 388 388 388 388 388
<b>19</b> A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3	Package Information	385 387 387 387 387 387 388 388 388 388 388
<b>19</b> A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4	Package Information         Serial Flash Loader         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets         Receiving Packets         Commands         COMMAND_PING (0X20)         COMMAND_GET_STATUS (0x23)         COMMAND_DOWNLOAD (0x21)         COMMAND_SEND_DATA (0x24)	385 387 387 387 387 387 387 388 388 388 388
<b>19</b> A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5	Package Information Serial Flash Loader Serial Flash Loader Interfaces	385 387 387 387 387 387 388 388 388 388 388
<b>19</b> A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6	Package Information         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets         Commands         COMMAND_PING (0X20)         COMMAND_GET_STATUS (0x23)         COMMAND_SEND_DATA (0x24)         COMMAND_RUN (0x22)         COMMAND_RESET (0x25)	385 387 387 387 387 387 388 388 388 388 388
<b>19</b> A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B	Package Information         Serial Flash Loader         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets         Receiving Packets         Commands         COMMAND_PING (0X20)         COMMAND_GET_STATUS (0x23)         COMMAND_DOWNLOAD (0x21)         COMMAND_REND_DATA (0x24)         COMMAND_RUN (0x22)         COMMAND_RESET (0x25)         Register Quick Reference	385 387 387 387 387 387 388 388 388 388 389 389 389 389 389 389
<b>19</b> A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B C	Package Information         Serial Flash Loader         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets         Receiving Packets         Commands         COMMAND_PING (0X20)         COMMAND_GET_STATUS (0x23)         COMMAND_DOWNLOAD (0x21)         COMMAND_SEND_DATA (0x24)         COMMAND_RUN (0x22)         COMMAND_RESET (0x25)         Register Quick Reference         Ordering and Contact Information	385 387 387 387 387 387 388 388 388 388 388
<b>19</b> A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B C C.1	Package Information         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets         Receiving Packets         COMMAND_PING (0X20)         COMMAND_GET_STATUS (0x23)         COMMAND_DOWNLOAD (0x21)         COMMAND_RESET (0x25)         Register Quick Reference         Ordering and Contact Information	385 387 387 387 387 387 388 388 388 388 388
<b>19</b> A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B C	Package Information         Serial Flash Loader         Serial Flash Loader         Interfaces         UART         SSI         Packet Handling         Packet Format         Sending Packets         Receiving Packets         Commands         COMMAND_PING (0X20)         COMMAND_GET_STATUS (0x23)         COMMAND_DOWNLOAD (0x21)         COMMAND_SEND_DATA (0x24)         COMMAND_RUN (0x22)         COMMAND_RESET (0x25)         Register Quick Reference         Ordering and Contact Information	385 387 387 387 387 387 388 388 388 388 388

C.4	Support Information	406
-----	---------------------	-----

## List of Figures

Figure 1-1.	Stellaris <sup>®</sup> 600 Series High-Level Block Diagram	24
Figure 1-2.	LM3S628 Controller System-Level Block Diagram	30
Figure 2-1.	CPU Block Diagram	32
Figure 2-2.	TPIU Block Diagram	33
Figure 5-1.	JTAG Module Block Diagram	42
Figure 5-2.	Test Access Port State Machine	45
Figure 5-3.	IDCODE Register Format	49
Figure 5-4.	BYPASS Register Format	49
Figure 5-5.	Boundary Scan Register Format	50
Figure 6-1.	External Circuitry to Extend Reset	52
Figure 6-2.	Main Clock Tree	55
Figure 7-1.	Flash Block Diagram	. 108
Figure 8-1.	GPIO Module Block Diagram	. 125
Figure 8-2.	GPIO Port Block Diagram	. 126
Figure 8-3.	GPIODATA Write Example	. 127
Figure 8-4.	GPIODATA Read Example	. 127
Figure 9-1.	GPTM Module Block Diagram	. 164
Figure 9-2.	16-Bit Input Edge Count Mode Example	. 168
Figure 9-3.	16-Bit Input Edge Time Mode Example	. 169
Figure 9-4.	16-Bit PWM Mode Example	170
Figure 10-1.	WDT Module Block Diagram	. 199
Figure 11-1.	ADC Module Block Diagram	. 223
Figure 11-2.	Differential Sampling Range, V <sub>IN ODD</sub> = 1.5 V	. 226
Figure 11-3.	Differential Sampling Range, V <sub>IN ODD</sub> = 0.75 V	. 226
Figure 11-4.	Differential Sampling Range, V <sub>IN ODD</sub> = 2.25 V	
Figure 11-5.	Internal Temperature Sensor Characteristic	
Figure 12-1.	UART Module Block Diagram	. 256
Figure 12-2.	UART Character Frame	. 257
Figure 13-1.	SSI Module Block Diagram	. 294
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	. 297
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	. 297
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	. 298
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	. 298
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	. 300
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	. 300
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	. 301
Figure 13-10.	MICROWIRE Frame Format (Single Frame)	. 302
Figure 13-11.	MICROWIRE Frame Format (Continuous Transfer)	. 303
Figure 13-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	. 303
Figure 14-1.	I <sup>2</sup> C Block Diagram	. 331
Figure 14-2.	I <sup>2</sup> C Bus Configuration	. 332
Figure 14-3.	START and STOP Conditions	. 332
Figure 14-4.	Complete Data Transfer with a 7-Bit Address	333
Figure 14-5.	R/S Bit in First Byte	. 333

Figure 14-6.	Data Validity During Bit Transfer on the I <sup>2</sup> C Bus	333
Figure 14-7.	Master Single SEND	336
Figure 14-8.	Master Single RECEIVE	337
Figure 14-9.	Master Burst SEND	338
Figure 14-10.	Master Burst RECEIVE	339
Figure 14-11.	Master Burst RECEIVE after Burst SEND	340
Figure 14-12.	Master Burst SEND after Burst RECEIVE	341
Figure 14-13.	Slave Command Sequence	342
Figure 15-1.	48-Pin QFP Package Pin Diagram	366
Figure 18-1.	Load Conditions	376
Figure 18-2.	I <sup>2</sup> C Timing	378
Figure 18-3.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	379
Figure 18-4.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	379
Figure 18-5.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	380
Figure 18-6.	JTAG Test Clock Input Timing	381
Figure 18-7.	JTAG Test Access Port (TAP) Timing	381
Figure 18-8.	JTAG TRST Timing	381
Figure 18-9.	External Reset Timing (RST)	382
Figure 18-10.	Power-On Reset Timing	383
Figure 18-11.	Brown-Out Reset Timing	383
Figure 18-12.	Software Reset Timing	383
Figure 18-13.	Watchdog Reset Timing	384
Figure 18-14.	LDO Reset Timing	384
Figure 19-1.	48-Pin LQFP Package	385

## List of Tables

Table 1.	Documentation Conventions	16
Table 3-1.	Memory Map	37
Table 4-1.	Exception Types	39
Table 4-2.	Interrupts	40
Table 5-1.	JTAG Port Pins Reset State	43
Table 5-2.	JTAG Instruction Register Commands	47
Table 6-1.	System Control Register Map	58
Table 6-2.	PLL Mode Control	
Table 7-1.	Flash Protection Policy Combinations	109
Table 7-2.	Flash Register Map	112
Table 8-1.	GPIO Pad Configuration Examples	128
Table 8-2.	GPIO Interrupt Configuration Example	129
Table 8-3.	GPIO Register Map	
Table 9-1.	Available CCP Pins	164
Table 9-2.	16-Bit Timer With Prescaler Configurations	167
Table 9-3.	Timers Register Map	173
Table 10-1.	Watchdog Timer Register Map	200
Table 11-1.	Samples and FIFO Depth of Sequencers	223
Table 11-2.	Differential Sampling Pairs	225
Table 11-3.	ADC Register Map	228
Table 12-1.	UART Register Map	
Table 13-1.	SSI Register Map	
Table 14-1.	Examples of I <sup>2</sup> C Master Timer Period versus Speed Mode	334
Table 14-2.	Inter-Integrated Circuit (I <sup>2</sup> C) Interface Register Map	343
Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	348
Table 16-1.	Signals by Pin Number	
Table 16-2.	Signals by Signal Name	369
Table 16-3.	Signals by Function, Except for GPIO	370
Table 16-4.	GPIO Pins and Alternate Functions	372
Table 17-1.	Temperature Characteristics	373
Table 17-2.	Thermal Characteristics	373
Table 18-1.	Maximum Ratings	374
Table 18-2.	Recommended DC Operating Conditions	374
Table 18-3.	LDO Regulator Characteristics	
Table 18-4.	Detailed Power Specifications	375
Table 18-5.	Flash Memory Characteristics	376
Table 18-6.	Phase Locked Loop (PLL) Characteristics	376
Table 18-7.	Clock Characteristics	377
Table 18-8.	ADC Characteristics	
Table 18-9.	I <sup>2</sup> C Characteristics	377
Table 18-10.	SSI Characteristics	378
Table 18-11.	JTAG Characteristics	
Table 18-12.	GPIO Characteristics	
Table 18-13.	Reset Characteristics	
Table C-1.	Part Ordering Information	405

## List of Registers

System (	Control	51
Register 1		
Register 2	: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	62
Register 3	: LDO Power Control (LDOPCTL), offset 0x034	63
Register 4	: Raw Interrupt Status (RIS), offset 0x050	64
Register 5	: Interrupt Mask Control (IMC), offset 0x054	65
Register 6	: Masked Interrupt Status and Clear (MISC), offset 0x058	67
Register 7		
Register 8	: Run-Mode Clock Configuration (RCC), offset 0x060	69
Register 9	: XTAL to PLL Translation (PLLCFG), offset 0x064	73
Register 1	0: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	
Register 1	1: Clock Verification Clear (CLKVCLR), offset 0x150	75
Register 1	2: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	
Register 1	3: Device Identification 1 (DID1), offset 0x004	77
Register 1	4: Device Capabilities 0 (DC0), offset 0x008	79
Register 1	5: Device Capabilities 1 (DC1), offset 0x010	80
Register 1	6: Device Capabilities 2 (DC2), offset 0x014	82
Register 1	7: Device Capabilities 3 (DC3), offset 0x018	84
Register 1	8: Device Capabilities 4 (DC4), offset 0x01C	86
Register 1	9: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	87
Register 2	0: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	89
Register 2	1: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	91
Register 2	2: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	93
Register 2	3: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	95
Register 2	4: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	97
Register 2	5: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	99
Register 2	6: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	101
Register 2	7: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	103
Register 2	8: Software Reset Control 0 (SRCR0), offset 0x040	105
Register 2	9: Software Reset Control 1 (SRCR1), offset 0x044	106
Register 3	0: Software Reset Control 2 (SRCR2), offset 0x048	107
Internal I	Memory	108
Register 1	•	
Register 2	· · · ·	
Register 3		
Register 4		
Register 5		
Register 6		
Register 7		
Register 8		
Register 9		
General-	Purpose Input/Outputs (GPIOs)	124
Register 1		
Register 2		
Register 3		

,	
GPIO Open Drain Select (GPIOODR), offset 0x50C	146
GPIO Pull-Up Select (GPIOPUR), offset 0x510	147
GPIO Pull-Down Select (GPIOPDR), offset 0x514	148
GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	149
GPIO Digital Enable (GPIODEN), offset 0x51C	150
GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	151
GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	152
GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	153
,	
,	
· · · · · · · · · · · · · · · · · · ·	
· · ·	
GPTM TimerB (GPTMTBR), offset 0x04C	198
imer	199
	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 GPIO Interrupt Event (GPIOIEV), offset 0x40C GPIO anterrupt Status (GPIORIS), offset 0x414 GPIO Masked Interrupt Status (GPIONIS), offset 0x414 GPIO Masked Interrupt Status (GPIONIS), offset 0x412 GPIO Atmather Function Select (GPIODRSEL), offset 0x420 GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 GPIO 4-mA Drive Select (GPIODR4R), offset 0x508 GPIO Qenn Drive Select (GPIODR4R), offset 0x508 GPIO Qenn Drive Select (GPIODR4R), offset 0x508 GPIO Open Drain Select (GPIODR4R), offset 0x508 GPIO Quen Drain Select (GPIODR4R), offset 0x508 GPIO Quen Drain Select (GPIODR4R), offset 0x508 GPIO Quen Drain Select (GPIODR4R), offset 0x514 GPIO Selm Rate Control Select (GPIOPSIR), offset 0x514 GPIO Deripheral Identification 5 (GPIOPeriphID4), offset 0xFD0 GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD0 GPIO Peripheral Identification 7 (GPIOPeriphID5), offset 0xFD4 GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFD4 GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFD5 GPIO Peripheral Identification 1 (GPIOPeriphID7), offset 0xFE4 GPIO Peripheral Identification 2 (GPIOPeriphID7), offset 0xFE0 GPIO Peripheral Identification 2 (GPIOPeriphID7), offset 0xFE6 GPIO Peripheral Identification 3 (GPIOPeriphID7), offset 0xFE6 GPIO PrimeceII Identification 3 (GPIOPeriphID7), offset 0xFE6 GPIO PrimeceII Identification 3 (GPIOPCeIIID1), offset 0xFE6 GPIO PrimeCeII Identification 3 (GPIOPCeIIID2), offset 0xFE7 GPIO PrimeCeII Identification 3 (GPIOPCeIIID2), offset 0x07 GPTM TimerA Mode (GPTMTAMR), offset 0x004 GPTM TimerA Mode (GPTMTAMR), offset 0x004 GPTM TimerB Mode (GPTMTAMR), offset 0x004 GPTM TimerB Mode (GPTMTAMR), offset 0x028 GPTM TimerB Interval Load (GPTMTAHN), offset 0x028 GPTM TimerB Interval Load (GPTMTAHN), offset 0x034 GPT

Register 2:	Watchdog Value (WDTVALUE), offset 0x004	. 203
Register 3:	Watchdog Control (WDTCTL), offset 0x008	. 204
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	. 205
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	. 206
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	. 209
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	. 210
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	. 211
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	. 212
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	. 213
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	. 214
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	. 215
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	. 216
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	. 217
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	. 218
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	. 219
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	. 220
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC	. 221
Analog-to-D	igital Converter (ADC)	222
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	. 231
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	. 232
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	. 233
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	. 234
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	. 235
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	. 238
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	. 239
Register 9:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	. 240
Register 10:	ADC Sample Averaging Control (ADCSAC), offset 0x030	. 241
Register 11:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	. 242
Register 12:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	. 244
Register 13:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	. 247
Register 14:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	. 247
Register 15:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	
Register 16:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	. 247
Register 17:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	. 248
Register 18:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	. 248
Register 19:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	. 248
Register 20:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 21:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	
Register 22:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	
Register 23:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 24:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	
Register 25:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 26:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 27:	ADC Test Mode Loopback (ADCTMLB), offset 0x100	. 254

Universal A	synchronous Receivers/Transmitters (UARTs)	255
Register 1:	UART Data (UARTDR), offset 0x000	262
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	264
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	268
Register 5:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 6:	UART Line Control (UARTLCRH), offset 0x02C	270
Register 7:	UART Control (UARTCTL), offset 0x030	272
Register 8:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	274
Register 9:	UART Interrupt Mask (UARTIM), offset 0x038	276
Register 10:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	278
Register 11:	UART Masked Interrupt Status (UARTMIS), offset 0x040	279
Register 12:	UART Interrupt Clear (UARTICR), offset 0x044	280
Register 13:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	282
Register 14:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	283
Register 15:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	284
Register 16:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	285
Register 17:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	286
Register 18:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	287
Register 19:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	288
Register 20:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	289
Register 21:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	290
Register 22:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	291
		000
Register 23:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	292
Register 23: Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	
Register 24:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	293
Register 24:		293 <b>294</b>
Register 24: Synchronou	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	293 <b>294</b> 306
Register 24: Synchronou Register 1:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC Is Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000	293 <b>294</b> 306 308
Register 24: Synchronou Register 1: Register 2:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004	293 <b>294</b> 306 308 310
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC <b>Serial Interface (SSI)</b> SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008	293 <b>294</b> 306 308 310 311
Register 24: Synchronou Register 1: Register 2: Register 3: Register 4:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010	293 <b>294</b> 306 308 310 311 313
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C	293 <b>294</b> 306 308 310 311 313 314
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 6:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC <b>Serial Interface (SSI)</b> SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014	293 <b>294</b> 306 308 310 311 313 314 316
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC <b>Serial Interface (SSI)</b> SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018	293 <b>294</b> 306 308 310 311 313 314 316 317
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC IS Serial Interface (SSI) SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C	293 <b>294</b> 306 308 310 311 313 314 316 317 318
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC <b>Serial Interface (SSI)</b> SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C SSI Interrupt Clear (SSIICR), offset 0x020	293 306 308 310 311 313 314 316 317 318 319
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC <b>Serial Interface (SSI)</b> SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C SSI Interrupt Clear (SSIICR), offset 0x020 SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	293 <b>294</b> 306 308 310 311 313 314 316 317 318 319 320
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC <b>Serial Interface (SSI)</b> SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C SSI Interrupt Clear (SSIICR), offset 0x020 SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	293 <b>294</b> 306 308 310 311 313 314 316 317 318 319 320 321
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC <b>S Serial Interface (SSI)</b> SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C SSI Interrupt Clear (SSIICR), offset 0x020 SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD8 SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	293 <b>294</b> 306 310 311 313 314 316 317 318 319 320 321 322
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	UART PrimeCell Identification 3 (UARTPCelIID3), offset 0xFFC <b>S Serial Interface (SSI)</b> SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIMIS), offset 0x01C SSI Interrupt Clear (SSIICR), offset 0x020 SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD8 SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	293 <b>294</b> 306 310 311 313 314 316 317 318 319 320 321 322 323
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	293 <b>294</b> 306 308 310 311 313 314 316 317 318 319 320 321 322 323 324
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	UART PrimeCell Identification 3 (UARTPCeIIID3), offset 0xFFC	293 <b>294</b> 306 308 310 311 313 314 316 317 318 319 320 321 322 323 324 325
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 3: Register 5: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 13: Register 14: Register 15: Register 16:	UART PrimeCell Identification 3 (UARTPCeIIID3), offset 0xFFC SS erial Interface (SSI)	293 <b>294</b> 306 310 311 313 314 316 317 318 319 320 321 322 323 324 325 326
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17:	UART PrimeCell Identification 3 (UARTPCeIIID3), offset 0xFFC	293 <b>294</b> 306 310 311 313 314 316 317 318 319 320 321 322 323 324 325 326 327
Register 24: <b>Synchronou</b> Register 1: Register 2: Register 3: Register 3: Register 4: Register 5: Register 6: Register 7: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 17: Register 18:	UART PrimeCell Identification 3 (UARTPCeIIID3), offset 0xFFC SSI Control 0 (SSICR0), offset 0x000 SSI Control 1 (SSICR1), offset 0x004 SSI Data (SSIDR), offset 0x008 SSI Status (SSISR), offset 0x00C SSI Clock Prescale (SSICPSR), offset 0x010 SSI Interrupt Mask (SSIIM), offset 0x014 SSI Raw Interrupt Status (SSIRIS), offset 0x018 SSI Masked Interrupt Status (SSIRIS), offset 0x017 SSI Interrupt Clear (SSIICR), offset 0x020 SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 SSI Peripheral Identification 7 (SSIPeriphID6), offset 0xFD8 SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFD2 SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 SSI Peripheral Identification 2 (SSIPeriphID5), offset 0xFE4 SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFE4 SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFE6 SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFE6	293 <b>294</b> 306 308 310 311 313 314 316 317 318 319 320 321 322 323 324 325 326 327 328

ated Circuit (I <sup>2</sup> C) Interface	331
I <sup>2</sup> C Master Slave Address (I2CMSA), offset 0x000	345
I <sup>2</sup> C Master Control/Status (I2CMCS), offset 0x004	346
I <sup>2</sup> C Master Data (I2CMDR), offset 0x008	350
I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x00C	351
I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x010	352
I <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014	353
I <sup>2</sup> C Master Masked Interrupt Status (I2CMMIS), offset 0x018	354
I <sup>2</sup> C Master Interrupt Clear (I2CMICR), offset 0x01C	355
I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x020	356
I <sup>2</sup> C Slave Own Address (I2CSOAR), offset 0x000	358
I <sup>2</sup> C Slave Control/Status (I2CSCSR), offset 0x004	359
I <sup>2</sup> C Slave Data (I2CSDR), offset 0x008	361
I <sup>2</sup> C Slave Interrupt Mask (I2CSIMR), offset 0x00C	362
I <sup>2</sup> C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	363
I <sup>2</sup> C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	364
I <sup>2</sup> C Slave Interrupt Clear (I2CSICR), offset 0x018	365
	<ul> <li>I<sup>2</sup>C Master Slave Address (I2CMSA), offset 0x000</li> <li>I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004</li> <li>I<sup>2</sup>C Master Data (I2CMDR), offset 0x008</li> <li>I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C</li> <li>I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010</li> <li>I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014</li> <li>I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018</li> <li>I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020</li> <li>I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x004</li> <li>I<sup>2</sup>C Slave Data (I2CSDR), offset 0x008</li> <li>I<sup>2</sup>C Slave Raw Interrupt Mask (I2CSIMR), offset 0x004</li> <li>I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS), offset 0x010</li> <li>I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS), offset 0x010</li> </ul>

## **About This Document**

This data sheet provides reference information for the LM3S628 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex<sup>™</sup>-M3 core.

### Audience

This manual is intended for system software developers, hardware designers, and application developers.

## **About This Manual**

This document is organized into sections that correspond to each major feature.

### **Related Documents**

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris<sup>®</sup> Peripheral Driver Library User's Guide
- Stellaris<sup>®</sup> ROM User's Guide

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

### **Documentation Conventions**

This document uses the conventions shown in Table 1 on page 16.

#### **Table 1. Documentation Conventions**

Notation	Meaning					
General Register	General Register Notation					
REGISTER         APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-Or Brown-Out Reset Control register. If a register name contains a lowercase n, it represent than one register. For example, SRCRn represents any (or all) of the three Software Reset registers: SRCR0, SRCR1, and SRCR2.						
bit	A single bit in a register.					
bit field	Two or more consecutive and related bits.					
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 37.					

Notation	Meaning					
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.					
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits at 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across read-modify-write operation.					
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through that register.					
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.					
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.					
RO	Software can read this field. Always write the chip reset value.					
R/W	Software can read or write this field.					
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.					
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.					
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.					
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.					
	This register is typically used to clear the corresponding bit in an interrupt register.					
WO	Only a write by software is valid; a read of the register returns no meaningful data.					
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.					
0	Bit cleared to 0 on chip reset.					
1	Bit set to 1 on chip reset.					
-	Nondeterministic.					
<b>Pin/Signal Notation</b>						
[]	Pin alternate function; a pin defaults to the signal without the brackets.					
pin	Refers to the physical connection on the package.					
signal	Refers to the electrical signal encoding of a pin.					
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).					
deassert a signal	Change the value of the signal from the logically True state to the logically False state.					
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.					
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.					
Numbers						
x	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.					

Notation	Meaning
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

## **1** Architectural Overview

The Luminary Micro Stellaris<sup>®</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S628 microcontroller is targeted for industrial applications, including test and measurement equipment, factory automation, HVAC and building control, motion control, medical instrumentation, fire and security, and power/energy.

In addition, the LM3S628 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S628 microcontroller is code-compatible to all members of the extensive Stellaris<sup>®</sup> family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 405 for ordering information for Stellaris<sup>®</sup> family devices.

## 1.1 **Product Features**

The LM3S628 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex<sup>™</sup>-M3 v7M architecture optimized for small-footprint embedded applications
  - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 50-MHz operation
  - Hardware-division and single-cycle-multiplication
  - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
  - 22 interrupts with eight priority levels
  - Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
  - Unaligned data access, enabling data to be efficiently packed into memory
  - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory

- 32 KB single-cycle flash
  - User-managed flash block protection on a 2-KB block basis
  - User-managed flash data programming
  - User-defined and managed flash-protection block
- 8 KB single-cycle SRAM
- General-Purpose Timers
  - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
    - As a single 32-bit timer
    - As one 32-bit Real-Time Clock (RTC) to event capture
    - For Pulse Width Modulation (PWM)
    - To trigger analog-to-digital conversions
  - 32-bit Timer modes
    - Programmable one-shot timer
    - Programmable periodic timer
    - Real-Time Clock when using an external 32.768-KHz clock as the input
    - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
    - ADC event trigger
  - 16-bit Timer modes
    - · General-purpose timer function with an 8-bit prescaler
    - Programmable one-shot timer
    - Programmable periodic timer
    - User-enabled stalling when the controller asserts CPU Halt flag during debug
    - ADC event trigger
  - 16-bit Input Capture modes
    - Input edge count capture
    - Input edge time capture
  - 16-bit PWM mode
    - Simple PWM mode with software-programmable output inversion of the PWM signal

- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable
  - Programmable interrupt generation logic with interrupt masking
  - Lock register protection from runaway software
  - Reset generation logic with an enable/disable
  - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
  - Master or slave operation
  - Programmable clock bit rate and prescale
  - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
  - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
  - Programmable data frame size from 4 to 16 bits
  - Internal loopback test mode for diagnostic/debug testing
- UART
  - Two fully programmable 16C550-type UARTs
  - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
  - Programmable baud-rate generator allowing speeds up to 3.125 Mbps
  - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
  - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
  - Standard asynchronous communication bits for start, stop, and parity
  - False-start-bit detection
  - Line-break generation and detection
- ADC
  - Single- and differential-input configurations
  - Eight 10-bit channels (inputs) when used as single-ended inputs
  - Sample rate of one million samples/second

- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Each sequence triggered by software or internal event (timers, or GPIO)
- On-chip temperature sensor
- I<sup>2</sup>C
  - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
  - Interrupt generation
  - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- GPIOs
  - 9-28 GPIOs, depending on configuration
  - 5-V-tolerant input/outputs
  - Programmable interrupt generation as either edge-triggered or level-sensitive
  - Low interrupt latency; as low as 6 cycles and never more than 12 cycles
  - Bit masking in both read and write operations through address lines
  - Can initiate an ADC sample sequence
  - Pins configured as digital inputs are Schmitt-triggered.
  - Programmable control for GPIO pad configuration:
    - Weak pull-up or pull-down resistors
    - 2-mA, 4-mA, and 8-mA pad drive for digital communication
    - Slew rate control for the 8-mA drive
    - Open drain enables
    - Digital input enables
- Power
  - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
  - Low-power options on controller: Sleep and Deep-sleep modes
  - Low-power options for peripherals: software controls shutdown of individual peripherals
  - User-enabled LDO unregulated voltage detection and automatic reset

- 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out (BOR) detector alerts to system power drops
  - Software reset
  - Watchdog timer reset
  - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
  - Six reset sources
  - Programmable clock source control
  - Clock gating to individual peripherals for power savings
  - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
  - Debug access via JTAG and Serial Wire interfaces
  - Full JTAG boundary scan
- Industrial and extended temperature 48-pin RoHS-compliant LQFP package

### **1.2 Target Applications**

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Stepper motors
- Brushless DC motors
- AC induction motors

### 1.3 High-Level Block Diagram

Figure 1-1 on page 24 represents the full set of features in the Stellaris<sup>®</sup> 600 series of devices; not all features may be available on the LM3S628 microcontroller.




Figure 1-1. Stellaris<sup>®</sup> 600 Series High-Level Block Diagram

## 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S628 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 405.

#### 1.4.1 ARM Cortex<sup>™</sup>-M3

#### 1.4.1.1 **Processor Core (see page 31)**

All members of the Stellaris<sup>®</sup> product family, including the LM3S628 microcontroller, are designed around an ARM Cortex<sup>™</sup>-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 31 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

#### 1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### 1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S628 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex<sup>™</sup>-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 22 interrupts.

"Interrupts" on page 39 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

#### 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S628 controller features Pulse Width Modulation (PWM) outputs.

#### 1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. On the LM3S628, PWM motion control functionality can be achieved through:

• The motion control features of the general-purpose timers using the CCP pins

#### CCP Pins (see page 169)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

#### 1.4.3 Analog Peripherals

To handle analog signals, the LM3S628 microcontroller offers an Analog-to-Digital Converter (ADC).

#### 1.4.3.1 ADC (see page 222)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S628 ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

#### 1.4.4 Serial Communications Peripherals

The LM3S628 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module
- One I<sup>2</sup>C module

#### 1.4.4.1 UART (see page 255)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S628 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 3.125 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

#### 1.4.4.2 SSI (see page 294)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S628 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

#### 1.4.4.3 I<sup>2</sup>C (see page 331)

The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I<sup>2</sup>C bus interfaces to external I<sup>2</sup>C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I<sup>2</sup>C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S628 controller includes one  $I^2C$  module that provides the ability to communicate to other IC devices over an  $I^2C$  bus. The  $I^2C$  bus supports devices that can both transmit and receive (write and read) data.

Devices on the  $I^2C$  bus can be designated as either a master or a slave. The  $I^2C$  module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four  $I^2C$  modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris<sup>®</sup> I<sup>2</sup>C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the  $I^2C$  master and slave can generate interrupts. The  $I^2C$  master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The  $I^2C$  slave generates interrupts when data has been sent or requested by a master.

#### 1.4.5 System Peripherals

#### 1.4.5.1 Programmable GPIOs (see page 124)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris<sup>®</sup> GPIO module is comprised of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 9-28 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 367 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

#### 1.4.5.2 Three Programmable Timers (see page 163)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers

or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

#### 1.4.5.3 Watchdog Timer (see page 199)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

#### 1.4.6 Memory Peripherals

The LM3S628 controller offers both single-cycle SRAM and single-cycle Flash memory.

#### 1.4.6.1 SRAM (see page 108)

The LM3S628 static random access memory (SRAM) controller supports 8 KB SRAM. The internal SRAM of the Stellaris<sup>®</sup> devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.6.2 Flash (see page 109)

The LM3S628 Flash controller supports 32 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.4.7 Additional Features

#### 1.4.7.1 Memory Map (see page 37)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S628 controller can be found in "Memory Map" on page 37. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

### 1.4.7.2 JTAG TAP Controller (see page 41)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

#### 1.4.7.3 System Control and Clocks (see page 51)


System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

#### 1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 366
- Signal Tables" on page 367
- "Operating Characteristics" on page 373
- "Electrical Characteristics" on page 374
- "Package Information" on page 385

### 1.4.9 System Block Diagram



#### Figure 1-2. LM3S628 Controller System-Level Block Diagram

LM3S628

## 2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency.
- Full-featured debug solution with a:
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex™-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

### 2.1 Block Diagram

Figure 2-1. CPU Block Diagram



## 2.2 Functional Description

Important: The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris<sup>®</sup> implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 32. As noted in the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

#### 2.2.1 Serial Wire and JTAG Debug


Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight<sup>™</sup>-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex<sup>™</sup>-M3 Technical Reference Manual* does not apply to Stellaris<sup>®</sup> devices. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

#### 2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris<sup>®</sup> devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* can be ignored.

#### 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris<sup>®</sup> devices have implemented TPIU as shown in Figure 2-2 on page 33. This is similar to the non-ETM version described in the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.



#### Figure 2-2. TPIU Block Diagram

#### 2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*<sup>®</sup> *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*.

#### 2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S628 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

#### 2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

Facilitates low-latency exception and interrupt handling

- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

#### 2.2.6.1 Interrupts

The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S628 microcontroller supports 22 interrupts with eight priority levels.

#### 2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### **Functional Description**

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris<sup>®</sup> devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

#### SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

<b>Bit/Field</b>	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	COUNTFLAG	R/W	0	Count Flag
				Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CLKSOURCE	R/W	0	Clock Source
				Value Description
				0 External reference clock. (Not implemented for Stellaris microcontrollers.)
				1 Core clock
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.
1	TICKINT	R/W	0	Tick Interrupt
				Value Description
				0 Counting down to 0 does not generate the interrupt request to the NVIC. Software can use the COUNTFLAG to determine if ever counted to 0.
				1 Counting down to 0 pends the SysTick handler.
0	ENABLE	R/W	0	Enable
				Value Description
				0 Counter disabled.
				1 Counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.

#### SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value

of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

<b>Bit/Field</b>	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	W1C	-	Reload Value to load into the SysTick Current Value Register when the counter reaches 0.

#### SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

<b>Bit/Field</b>	Name	Туре	Reset	Description
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C	-	Current Value
				Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.
				This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

#### SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

# 3 Memory Map

The memory map for the LM3S628 controller is provided in Table 3-1 on page 37.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™*-M3 Technical Reference Manual*.

Table 3-1. Memory Map<sup>a</sup>

Start	End	Description	For details on registers, see page
Memory			
0x0000.0000	0x0000.7FFF	On-chip flash <sup>b</sup>	113
0x0000.8000	0x1FFF.FFFF	Reserved	-
0x2000.0000	0x2000.1FFF	Bit-banded on-chip SRAM <sup>c</sup>	113
0x2000.2000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x2203.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	108
0x2204.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer	201
0x4000.1000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	131
0x4000.5000	0x4000.5FFF	GPIO Port B	131
0x4000.6000	0x4000.6FFF	GPIO Port C	131
0x4000.7000	0x4000.7FFF	GPIO Port D	131
0x4000.8000	0x4000.8FFF	SSIO	305
0x4000.9000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	261
0x4000.D000	0x4000.DFFF	UART1	261
0x4000.E000	0x4001.FFFF	Reserved	-
Peripherals			I
0x4002.0000	0x4002.07FF	I2C Master 0	344
0x4002.0800	0x4002.0FFF	I2C Slave 0	357
0x4002.1000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	131
0x4002.5000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer0	174
0x4003.1000	0x4003.1FFF	Timer1	174
0x4003.2000	0x4003.2FFF	Timer2	174
0x4003.3000	0x4003.7FFF	Reserved	-
0x4003.8000	0x4003.8FFF	ADC	229
0x4003.9000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash control	113
0x400F.E000	0x400F.EFFF	System control	59

Start	End	Description	For details on registers, see page
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral B	us		
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	ARM® Cortex™-M3 Technical Reference Manual
0xE004.1000	0xFFFF.FFFF	Reserved	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

# 4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 39 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 22 interrupts (listed in Table 4-2 on page 40).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You also can group priorities by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Exception Type	Vector Number	<b>Priority</b> <sup>a</sup>	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.

#### Table 4-1. Exception Types

Exception Type	Vector Number	Priority <sup>a</sup>	Description
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 40 lists the interrupts on the LM3S628 controller.

a. 0 is the default priority for all the settable priorities.

### Table 4-2. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
0-15	-	Processor exceptions
16	0	GPIO Port A
17	1	GPIO Port B
18	2	GPIO Port C
19	3	GPIO Port D
20	4	GPIO Port E
21	5	UART0
22	6	UART1
23	7	SSI0
24	8	I2C0
25-29	9-13	Reserved
30	14	ADC Sequence 0
31	15	ADC Sequence 1
32	16	ADC Sequence 2
33	17	ADC Sequence 3
34	18	Watchdog timer
35	19	Timer0 A
36	20	Timer0 B
37	21	Timer1 A
38	22	Timer1 B
39	23	Timer2 A
40	24	Timer2 B
41-43	25-27	Reserved
44	28	System Control
45	29	Flash Control
46-63	30-47	Reserved

# 5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
  - BYPASS instruction
  - IDCODE instruction
  - SAMPLE/PRELOAD instruction
  - EXTEST instruction
  - INTEST instruction
- ARM additional instructions:
  - APACC instruction
  - DPACC instruction
  - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

# 5.1 Block Diagram





# 5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 42. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 47 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 380 for JTAG timing diagrams.

### 5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 43. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

#### Table 5-1. JTAG Port Pins Reset State

# 5.2.1.1 Test Reset Input (TRST)

The TRST pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When TRST is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while TRST is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the TRST pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

### 5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

### 5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 45.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

### 5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

### 5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

### 5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 45. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

## 5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 47.

## 5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

# 5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or  $\overline{RST}$ , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

### 5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

# 5.3 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\mathbb{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ( $\mathbb{PB7}$  and  $\mathbb{PC}[3:0]$ ) for their alternate function using the **GPIOAFSEL** register.

# 5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

# 5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 47. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

### Table 5-2. JTAG Instruction Register Commands

# 5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

## 5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

# 5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 49 for more information.

### 5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 50 for more information.

### 5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 50 for more information.

### 5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 50 for more information.

### 5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 49 for more information.

### 5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 49 for more information.

### 5.4.2 Data Registers


The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

### 5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 49. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


#### Figure 5-3. IDCODE Register Format



### 5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 49. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

#### Figure 5-4. BYPASS Register Format




### 5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 50. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data

Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin,  $\overline{RST}$ , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

#### Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris<sup>®</sup> Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

### 5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual.* 

### 5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

### 5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

# 6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

# 6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 51
- Local control, such as reset (see "Reset Control" on page 51), power (see "Power Control" on page 54) and clock control (see "Clock Control" on page 54)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 57

### 6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

### 6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

### 6.1.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin  $(\overline{RST})$  assertion, see "RST Pin Assertion" on page 51.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 52.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 52.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 53.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 54.
- 6. Internal low drop-out (LDO) regulator output

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

**Note:** The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

### 6.1.2.2 **RST** Pin Assertion

The external reset pin ( $\mathbb{RST}$ ) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 41). The external reset sequence is as follows:

- **1.** The external reset pin  $(\overline{RST})$  is asserted and then de-asserted.
- 2. After RST is de-asserted, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The external reset timing is shown in Figure 18-9 on page 382.

### 6.1.2.3 Power-On Reset (POR)

The Power-On Reset (POR) circuitry detects a rise in power-supply voltage ( $V_{DD}$ ) and generates an on-chip reset pulse. To use the on-chip circuitry, the  $\overline{RST}$  input needs to be connected to the power supply ( $V_{DD}$ ) through a pull-up resistor (1K to 10K  $\Omega$ ).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The specified operating parameters include supply voltage, frequency, temperature, and so on. If the operating conditions are not met at the point of POR end, the Stellaris<sup>®</sup> controller does not operate correctly. In this case, the reset must be extended using external circuitry. The RST input may be used with the circuit as shown in Figure 6-1 on page 52.

### Figure 6-1. External Circuitry to Extend Reset



The  $R_1$  and  $C_1$  components define the power-on delay. The  $R_2$  resistor mitigates any leakage from the  $\overline{RST}$  input. The diode (D<sub>1</sub>) discharges C<sub>1</sub> rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (RST) or internal POR to go inactive.
- 2. After the resets are inactive, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 18-10 on page 383.

**Note:** The power-on reset also resets the JTAG controller. An external reset does not.

### 6.1.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . The circuit is provided to guard against improper operation of logic and peripherals that operate off the power supply voltage  $(V_{DD})$  and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection for the interrupt condition. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset sequence is as follows:

- 1. When  $V_{DD}$  drops below  $V_{BTH}$ , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set and BORIOR is not set, the BOR condition is resampled again, after a delay specified by BORTIM, to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no further action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- 5. The internal BOR condition is reset after 500  $\mu$ s to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 18-11 on page 383.

#### 6.1.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 57). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 18-12 on page 383.

## 6.1.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 18-13 on page 384.

### 6.1.2.7 Low Drop-Out

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register. The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The LDO reset timing is shown in Figure 18-14 on page 384.

### 6.1.3 **Power Control**

The Stellaris<sup>®</sup> microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V  $\pm$  10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

### 6.1.4 Clock Control

System control determines the control of clocks in this part.

### 6.1.4.1 Fundamental Clock Sources

There are two clock sources for use in the device:


Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost.

Main Oscillator (MOSC): The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 69).

The internal system clock (SysClk), is derived from any of the two sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four ( $3 \text{ MHz} \pm 30\%$ ). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register.

Figure 6-2 on page 55 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be programmatically enabled/disabled. The ADC clock signal is automatically divided down to 16.67 MHz for proper ADC operation.



### Figure 6-2. Main Clock Tree

a. These are bit fields within the Run-Mode Clock Configuration (RCC) register.

## 6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 69) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

### 6.1.4.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the main PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 73). The internal translation provides a translation within  $\pm$  1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 69 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

### 6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC register fields (see page 69).

### 6.1.4.5 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is  $T_{READY}$  (see Table 18-6 on page 376). During the relock time, the affected PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC** register until the main PLL is stable ( $T_{READY}$  time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

### 6.1.4.6 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register.

### 6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

In Run mode, the controller is actively executing code. In Sleep mode, the clocking of the device is unchanged but the controller no longer executes code (and is no longer clocked). In Deep-Sleep mode, the clocking of the device may change (depending on the Run mode clock configuration) and the controller no longer executes code (and is no longer clocked). An interrupt returns the device to Run mode from one of the sleep modes. Each mode is described in more detail in this section.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

# 6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC** register. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

**Note:** If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

# 6.3 Register Map

Table 6-1 on page 58 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

**Note:** Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	60
0x004	DID1	RO	-	Device Identification 1	77
0x008	DC0	RO	0x001F.000F	Device Capabilities 0	79
0x010	DC1	RO	0x0001.33BF	Device Capabilities 1	80
0x014	DC2	RO	0x0007.1013	Device Capabilities 2	82
0x018	DC3	RO	0x8FFF.0000	Device Capabilities 3	84
0x01C	DC4	RO	0x0000.001F	Device Capabilities 4	86
0x030	PBORCTL	R/W	0x0000.7FFD	Power-On and Brown-Out Reset Control	62
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	63
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	105
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	106

#### Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	107
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	64
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	65
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	67
0x05C	RESC	R/W	-	Reset Cause	68
0x060	RCC	R/W	0x0780.3AC0	Run-Mode Clock Configuration	69
0x064	PLLCFG	RO	-	XTAL to PLL Translation	73
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	87
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	93
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	99
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	89
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	95
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	101
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	91
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	97
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	103
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	74
0x150	CLKVCLR	R/W	0x0000.0000	Clock Verification Clear	75
0x160	LDOARST	R/W	0x0000.0000	Allow Unregulated LDO to Reset the Part	76

# 6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

# Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

	/ice Ider e 0x400F.E		on 0 (D	ID0)														
Offse	et 0x000 RO, rese																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved		VER							rese	erved		1	-				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	'			MA	JOR						1	MIN	IOR	•		'		
Type Reset	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -		
I	Bit/Field		Nar	ne	r	Гуре	Reset		Description									
	31 reserved		ved		RO	0	c	Software should not rely on the value of a re compatibility with future products, the value o preserved across a read-modify-write operat				e of a re	f a reserved bit should be					
	30:28 VER			R		RO	0x0	0	DID0 Version									
								ı	This field defines the <b>DID0</b> register format version. The version number									
								i	is numeric. The value of the $\bar{v}_{\text{ER}}$ field is encoded as follows:									
								,	Value Description									
								(	0x0 Initial <b>DID0</b> register format definition for Stellaris® Sandstorm-class devices.									
	27:16		reser	ved		RO	0x0	c	compatibil	oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.								
	15:8		MAJ	OR		RO	-	Ν	/lajor Rev	rision								
	15:8							r r	evision re	flects ch indicate	anges to ed in the	base lay part nun	yers of th	ne desigi a letter (	n. The m A for firs	e. The major ajor revision t revision, B		
								,	Value De	scriptio	n							
									0x0 Re	vision A	(initial o	device)						
									0x1 Revision B (first base layer revision)									
									0x2 Re	vision C	c (secon	d base la	ayer revi	sion)				
								a	and so on									

Bit/Field	Name	Туре	Reset	Description
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.

and so on.

# Register 2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Power-On and Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000

Offset 0x030 Type R/W, reset 0x0000.7FFD

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•		res	erved						1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	10	17	10	12	1	10	BOF	1	<u>,                                     </u>			-	ı	1	BORIOR	BORWT
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
E	Bit/Field Name Type Reset			t D	Description											
	31:16 reserved RO 0x0		С	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.							•					
	15:2		BOR	TIM	F	R/W	0x1FF	FE	OR Time	Delay						
									This field specifies the number of internal oscillator clocks delayed to the BOR output is resampled if the BORWT bit is set.						layed before	
								ir	The width of this field is derived by the t $_{BOR}$ width of 500 $\mu s$ and the internal oscillator (IOSC) frequency of 12 MHz ± 30%. At +30%, the counter value has to exceed 7,800.							
	1		BOR	IOR	F	R/W	0	E	BOR Interrupt or Reset							
								This bit controls how a BOR event is signaled to the or reset is signaled. Otherwise, an interrupt is signaled.								
	0		BOR	WT	F	R/W	1	E	BOR Wait and Check for Noise							
								This bit specifies the response to a brown-out signal assertion if I is not set.						on if BORIOR		
								E	If BORWT is set to 1 and BORIOR is cleared to 0, the controller waits BORTIM IOSC periods and resamples the BOR output. If still asserted a BOR interrupt is signalled. If no longer asserted, the initial assertion is suppressed (attributable to noise).							till asserted,
									BORWT is ondition i						e output a	and any

# Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$ ).

Base Offse	D Powe 0x400F. et 0x034 R/W, res	E000	ol (LDC	)PCTL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•				res	erved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	erved							VA	DJ	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nai	me	٦	Гуре	Reset	: D	escription	1						
	31:6		rese	rved		RO	0	С	oftware sl ompatibilit reserved a	ty with f	uture pr	oducts, f	the value	e of a re		provide it should be
	5:0		VA	DJ	I	R/W	0x0	L	DO Outpu	ıt Voltaç	ge					
									his field so ne vadj fi					The prog	grammin	g values for
								١	/alue	V <sub>OUT</sub>	(V)					
									)x00	2.50						
									0x01	2.45						
									)x02	2.40						
									)x03	2.35						
									)x04	2.30						
									)x05	2.25						
									)x06-0x3F )x1B		vea					
									)x1C	2.75 2.70						
									)x1D	2.70						
									)x1E	2.60						
									)x1F	2.55						

# Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Base	0x400F.I	-	itus (RIS	S)												
	et 0x050 RO, rese	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					: '			res	erved	· ·		•				
Туре	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO
Reset					0								0			0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2		0
					reserved					PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Na	me	Т	уре	Reset	t C	Descriptio	on						
	31:7		rese	rved	F	20	0	c	ompatib	should no ility with fo d across a	uture pr	oducts, t	the value	e of a re		provide it should b
	6		PLLI	RIS	F	ર૦	0	F	LL Lock	Raw Inte	errupt St	tatus				
								T	his bit is	set wher	n the PL	L T <sub>read</sub>	<sub>Y</sub> Timer	asserts		
	5		CLF	RIS	F	ર૦	0	C	Current L	imit Raw	Interrup	ot Status				
								T	his bit is	set if the	LDO's	CLE out	put asse	erts.		
	4		IOF	RIS	F	RO	0	l	nternal C	Scillator I	Fault Ra	aw Interr	upt Stat	us		
								Г	his bit is	set if an	internal	oscillate	or fault is	s detecte	ed.	
	3		MOF	RIS	F	20	0	Ν	/lain Osc	illator Fa	ult Raw	Interrup	t Status			
										set if a n		•				
	2		LDC	RIS	F	RO	0	L	.DO Pow	ver Unreg	ulated F	Raw Inte	rrupt Sta	atus		
								T	his bit is	set if a L	.DO voli	age is u	nregulat	ted.		
	1		BOR	RIS	F	20	0	E	Brown-O	ut Reset F	Raw Inte	errupt St	atus			
								a fi b	brown-o rom the b	out condit prown-out <b>MC</b> regist	ion is cu detectio	urrently a	active. T	his is ar rrupt is r	unregis	ions. If set, tered signa if the BORI CTL registe
	0		PLLF	RIS	F	20	0	F	LL Faul	t Raw Inte	errupt S	tatus				
								г	hie hit ie	set if a F	DIL fault	tis data	ntad (sta	ne oscil	atina)	

This bit is set if a PLL fault is detected (stops oscillating).

# Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Base Offse	rupt Ma 0x400F.E t 0x054 R/W, rese	E000		MC)												
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved				I	PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nar	me	Т	уре	Reset	D	escriptio	on						
	31:7		resei	rved	F	RO	0			should no						provide it should be
										across a						
	•				_											
	6		PLL	LIM	F	R/W	0	Р	LL LOCK	Interrupt	Mask					
										pecifies w						
										interrupt erwise, a					ІГ РЬБЬІ	RIS <b>in RIS</b>
	5		CL	IM	F	R/W	0	С	urrent L	imit Interi	rupt Mas	sk				
										pecifies w						
										interrupt , an inter				enerated	if CLRI:	s is set;
								0		, un inter	rupt lo li	lot gene	inited.			
	4		IOF	IM	F	R/W	0	In	iternal C	Scillator	Fault Int	errupt N	/lask			
									•							is promoted
										oller inter , an inter				s genera	ted if IO	FRIS <b>is set</b> ;
								0		, an inter	iupt is i	ot gene	ialeu.			
	3		MOI	FIM	F	R/W	0	Μ	lain Osc	illator Fa	ult Interi	upt Mas	sk			
																s promoted
										oller inter , an inter				s genera	ted if MO	FRIS <b>is set</b> ;
								01		, an inter	rupt is i	ot gene	ialeu.			
	2		LDC	DIM	F	R/W	0	LI	DO Pow	er Unreg	ulated l	nterrupt	Mask			
										oecifies w			-			
										to a con					-	erated if
								لىل	DOKT2	s set; oth	CI WISE,	an miler	iupi is no	Ji yenel		
	1		BOF	RIM	F	R/W	0	В	rown-Ou	ut Reset I	nterrupt	Mask				
										pecifies w					•	
										interrupt , an inter	-			enerated	if BORR	IS <b>is set</b> ;
								0		, an me	iupt is f	or gene	aleu.			

Bit/Field	Name	Туре	Reset	Description
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask
				This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.

## Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the RIS register (see page 64).

#### Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ							res	erved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	1		1 1		reserved		ı ı		1	PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	RO 0
E	Bit/Field		Nar	ne	Т	уре	Reset	t D	escriptio	n						
	31:7		reser	rved	F	20	0	С	oftware s ompatibil reserved	lity with f	uture pro	oducts, t	the value	e of a re		provide it should be
	6		PLLL	.MIS	R/	W1C	0	Р	LL Lock	Masked	Interrup	t Status				
									his bit is s y writing			T <sub>READY</sub>	timer as	serts. Th	e interru	pt is cleared
	5		CLN	/IS	R/	W1C	0	C	urrent Li	mit Masl	ked Inter	rupt Sta	itus			
						This bit by writi						CLE out	put asse	erts. The	e interrup	ot is cleared
	4		IOF	MIS	R/	W1C	0	Ir	nternal O	scillator	Fault Ma	asked In	terrupt S	Status		
									his bit is leared by				or fault is	s detecte	ed. The i	nterrupt is
	3		MOF	MIS	R/	W1C	0	N	1ain Osci	illator Fa	ult Mask	ed Inter	rupt Sta	tus		
									his bit is y writing			lator fau	lt is dete	cted. Th	e interru	pt is cleared
	2		LDO	MIS	R/	W1C	0	L	DO Pow	er Unreg	ulated N	lasked	Interrupt	Status		
									his bit is riting a 1		•	r is unre	gulated.	The inte	errupt is	cleared by
	1		BOR	MIS	R/	W1C	0	В	OR Mas	ked Inter	rrupt Sta	tus				
								S B	et, a brov	wn-out c in the IM	ondition IC registe	was det er is set	ected. A and the 1	n interru BORIOR	upt is rep bit in the	onditions. If ported if the <b>PBORCTI</b> this bit.
	0		reser	rved	F	20	0	С	oftware s ompatibil reserved	lity with f	uture pro	oducts, t	the value	e of a re		provide it should be

Reset Cause (RESC)

# Register 7: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

Base Offse	e 0x400F.I et 0x05C R/W, res	Ξ000	00)													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[					 		г г 		served		1	1	1 1	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				1	rese	rved	r r		, ,		LDO	SW	WDT	BOR	POR	EXT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W -	R/W	R/W	R/W	R/W -
_					-				<b>-</b> · <i>i</i> ·							
E	Bit/Field		Nar	me	I	уре	Rese	t I	Descriptio	n						
	31:6		reser	rved		20	0		Software s compatibili preserved	ity with t	future pr	oducts, f	the value	e of a re		
	5		LD	0	F	R/W	-	I	_DO Rese	t						
									When set, generated			DO circu	it has lo	st regula	ation and	has
	4		SI	N	F	R/W	-	:	Software F	Reset						
								,	Nhen set,	indicate	es a soft	ware res	set is the	e cause o	of the rea	set event.
	3		WE	т	F	R/W	-	,	Natchdog	Timer F	Reset					
								,	Nhen set,	indicate	es a wate	chdog re	eset is th	ie cause	of the re	eset even
	2		BC	R	F	R/W	-	I	Brown-Out	t Reset						
								,	Nhen set,	indicate	es a brov	vn-out re	eset is th	ne cause	e of the r	eset even
	1		PC	R	F	R/W	-	I	Power-On	Reset						
								,	Nhen set,	indicate	es a pow	er-on re	set is th	e cause	of the re	eset event
	0		EX	ст	F	R/W	-	I	External R	eset						
									When set, he reset e		es an ex	ternal re	set (RST	ā asserti	on) is the	e cause o

# Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)

Offse	e 0x400F. et 0x060 R/W, res		80.3AC0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		rese	erved		ACG		SYS	DIV	r I	USESYSDIV			rese	rved	r	(
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	OEN	BYPASS	PLLVER	I	тх	AL	1	osc	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	0	0	0	0	0
E	Bit/Field		Nar	me	Т	уре	Reset	t D	escriptic	on						
	31:28		reser	rved		RO	0x0	cc	ompatibi	should no lity with fi I across a	uture pr	oducts,	the value	e of a res		provide it should b
	27		AC	G	F	R/W	0	A	uto Cloc	k Gating						
								G G D	ating C ating C eep-Slee	ep mode	CGCn) CGCn) (respec	registe registe tively). I	rs and <b>D</b> ors if the c f set, the	eep-Slee controller SCGCn	ep-Mode r enters or DCG	

controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode. The **RCGCn** registers are always used to control the clocks in Run

mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description
26:23	SYSDIV	R/W	0xF	System Clock Divisor
				Specifies which divisor is used to generate the system clock from the PLL output.
				The PLL VCO frequency is 200 MHz.
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)
				0x0 reserved reserved
				0x1 /2 reserved
				0x2 /3 reserved
				0x3 /4 50 MHz
				0x4 /5 40 MHz
				0x5 /6 33.33 MHz
				0x6 /7 28.57 MHz
				0x7 /8 25 MHz
				0x8 /9 22.22 MHz
				0x9 /10 20 MHz
				0xA /11 18.18 MHz
				0xB /12 16.67 MHz
				0xC /13 15.38 MHz
				0xD /14 14.29 MHz
				0xE /15 13.33 MHz
				0xF /16 12.5 MHz (default)
				When reading the <b>Run-Mode Clock Configuration (RCC)</b> register (see page 69), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. See Table 6-2 on page 72 for PLL mode control.
12	OEN	R/W	1	PLL Output Enable
				This bit specifies whether the PLL output driver is enabled. If cleared, the driver transmits the PLL clock to the output. Otherwise, the PLL clock does not oscillate outside the PLL module.
				Note: Both PWRDN and OEN must be cleared to run the PLL.

Bit/Field	Name	Туре	Reset	Description		
11	BYPASS	R/W	1	PLL Bypass	3	
				the OSC so source. Oth	nether the system clock is der urce. If set, the clock that driv erwise, the clock that drives t d by the system divider.	es the system is the OSC
					he ADC must be clocked from 4-MHz to 18-MHz clock sourc	
10	PLLVER	R/W	0	PLL Verifica	ition	
				timer is ena	rols the PLL verification timer bled and an interrupt is gener Otherwise, the verification tir	
9:6	XTAL	R/W	0xB	Crystal Valu	le	
					ecifies the crystal value attach r this field is provided below.	ned to the main oscillator. The
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4	3.579	545 MHz
				0x5	3.686	64 MHz
				0x6	4	MHz
				0x7	4.09	6 MHz
				0x8	4.915	52 MHz
				0x9	5	MHz
				0xA	5.12	2 MHz
				0xB	6 MHz (r	eset value)
				0xC	6.14	4 MHz
				0xD		28 MHz
				0xE		MHz
				0xF	8.19	2 MHz
5:4	OSCSRC	R/W	0x0	Oscillator S	ource	
				Picks amon	g the four input sources for th	e OSC. The values are:
				Value Inpu		
					n oscillator (default)	
					rnal oscillator	
					rnal oscillator / 4 (this is neces	ssary if used as input to PLL)
				0x3 rese	rved	

Bit/Field	Name	Туре	Reset	Description
3	IOSCVER	R/W	0	Internal Oscillator Verification Timer
				This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
2	MOSCVER	R/W	0	Main Oscillator Verification Timer
				This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable
				0: Internal oscillator (IOSC) is enabled.
				1: Internal oscillator is disabled.
0	MOSCDIS	R/W	0	Main Oscillator Disable
				0: Main oscillator is enabled (default).

# 1: Main oscillator is disabled .

### Table 6-2. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

### Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 69).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq \* (F + 2) / (R + 2)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

	31	30	29	28	27	26	25	24	4 23	22	21	20	19	18	17	16
		1	1			1	1	1	reserved		1	1	1	1	1	
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	R	D RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	D				1	F	1		1	1			R	1	
Type Reset	RO	RO	RO	RO	RO	RO	RO	R	D RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
6	Bit/Field		Nar	mo		Туре	Res	ot	Descrip	tion						
L			Indi			Type	NC3	el	Descrip	lion						
	31:16		resei	rved		RO	0x0	0		e should r						
										bility with ed across					served b	it should
									preserv		arcau-i	nouny-w		auon.		
	15:14		O	D		RO	-		PLL OD	Value						
									This fie	d specifie	s the val	ue supp	lied to th	e PLL's	OD inpu	t.
									Value	Descriptio	n					
										Divide by						
										Divide by						
										•						
										Divide by	4					
									0x3	Reserved						
			_	_												
	13:5		F	•		RO	-		PLL F \	alue						
									This fie	d specifie	s the val	ue supp	lied to th	e PLL's	F input.	
	4:0		F	ł		RO	-		PLL R \	/alue						
									This fiel	d specifie	s the val	ue supp	lied to th	e PLL's	R input	
															put.	

### Register 10: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

	et 0x144 R/W, res	et 0x078	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved	I	1	1	1	I	I	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				г т Т	reserved		1	1	1	1	1	1	IOSC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name Type Reset								escriptio	n						
	31:1		resei	ved	I	20	0x0	CC	ompatibil	ity with	future pr	on the va oducts, f nodify-w	the value	e of a re		provide it should l
	0 IOSC R/W							IC	SC Cloo	ck Sourc	e					
									<b>'hen set</b> , SOSCSR(			be clock	source d	luring De	ep-Slee	p (overrid

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000

### Register 11: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

Offse	et 0x400F. et 0x150 R/W, res	E000 set 0x000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	I	1 1	res	erved			1	1 1	I	1	ſ
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1				1	· · ·	reserved				1		1	1	VERCLR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	Bit/Field		Nar		-	∫уре	Reset	-	escriptio		U	U	0	U	0	0
	31:1		resei	rved		RO	0	C	oftware s ompatibil reserved	ity with f	uture pr	oducts, t	the value	e of a re		provide bit should be
	0		VER	CLR	F	R/W	0		lock Veri							
								C	lears clo	CK VERITIO	cation ta	uits.				

Clock Verification Clear (CLKVCLR) Base 0x400F.E000

# Register 12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Allow Unregulated LDO to Reset the Part (LDOARST)

Base 0x400F.E000

Offset 0x160 Type R/W, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1		1		rese	rved		1	1	1	1	I	-
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	1	1	1		reserved			1	1	1	1	1	LDOARST
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	٦	уре	Rese	t D	escriptio	n						
	Bit/Field 31:1		rese	rved		RO	0	cc		ity with t	future pr	oducts,	the valu			provide oit should
	0		LDOA	ARST	F	R/W	0		DO Rese							
								10.					A	1	4	L

When set, allows unregulated LDO output to reset the part.

### Register 13: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.

	ice Iden		on 1 (D	ID1)												
Offse	RO, reset															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	VE	R	1		F/	AM		1			PAR	TNO			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					TEMP		Pk	KG	ROHS	QL	JAL
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO 0	RO 1	RO 1	RO -	RO -
F	Bit/Field		Nar	me	т	уре	Reset		Descriptio	n						
-																
	31:28		VE	:R		RO	0x0		DID1 Vers							
								i		. The va	lue of th					sion number s (all other
									Value De	ecription						
												r format	definitio	n, indica	tina a St	ollarie
										13Snnn o	•	lionnat	demilie	in, indiod		
	27:24		FA	M	I	RO	0x0	I	amily							
								I	This field p _uminary   other enco	Micro pro	oduct po	ortfolio. T				hin the follows (all
									Value De	scription	1					
									0x0 Ste	ellaris fai	mily of n	nicrocon ers start		that is, al LM3S.	l device	s with
													5			
	23:16		PAR	TNO	I	RO	0x27	I	Part Numb	ber						
									This field p alue is er							family. The ed):
									Value De	scription	1					
									0x27 LN	13S628						
	15:8		resei	rved	I	RO	0	(	Software s compatibil preserved	ity with f	uture pr	oducts, t	the valu	e of a res		provide it should be

Bit/Field	Name	Туре	Reset	Description
7:5	TEMP	RO	-	Temperature Range This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved): Value Description 0x0 Commercial temperature range (0°C to 70°C) 0x1 Industrial temperature range (-40°C to 85°C) 0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	0x1	Package Type This field specifies the package type. The value is encoded as follows (all other encodings are reserved): Value Description 0x1 48-pin LQFP package
2	ROHS	RO	1	RoHS-Compliance This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification StatusThis field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):Value Description0x0 Engineering Sample (unqualified)0x1 Pilot Production (unqualified)0x2 Fully Qualified

### Register 14: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Base Offse	ice Cap 0x400F.I et 0x008 RO, rese	E000	es 0 (DC	CO)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1		1		SR	RAMSZ	1	I			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	ĺ		T	1	l .	I	1 1	FL/	1 ASHSZ	I	1	I	I	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Na	me	ſ	Гуре	Rese	et [	Descriptio	n						
	31:16		SRA	MSZ		RO	0x001		SRAM Siz		of the o	n-chip S	RAM me	emory.		
									Value I 0x001F 8	Descripti 3 KB of \$						
	15:0		FLAS	SHSZ		RO	0x000		-lash Size		of the o	n-chip fla	ash men	nory.		
									Value I 0x000F 3	Descripti 32 KB of						

### Register 15: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: PWM, ADC, Watchdog timer, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Base Offse	vice Cap 0x400F.E et 0x010 RO, rese	E000	es 1 (DC	21)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•							reserved								ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	MINS	SYSDIV	1	rese	rved	MAXAE	DCSPD	MPU	reserved	TEMPSNS	PLL	WDT	swo	SWD	JTAG
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nai	me	т	уре	Rese	et E	Descriptic	on						
	31:17		rese	rved	I	RO	0	C	Software compatibi preservec	lity with f	uture pro	ducts,	the value	e of a re		provide it should be
	16		AD	C	I	RO	1	A	ADC Mod	ule Pres	ent					
								١	When set	, indicate	es that the	e ADC	module	is presei	nt.	
	15:12		MINSY	SDIV	I	RO	0x3	5	System C	lock Divi	der					
								ł	/linimum hardware system cl	-depend	ent. See	the RC	<b>C</b> registe	er for ho		
								,	Value De	escription	า					
											a 50-MHz	CPU c	lock with	n a PLL	divider o	f 4.
	11:10		rese	rved	I	RO	0	C	Software compatibi preserved	lity with f	uture pro	ducts,	the value	e of a re		provide it should be
	9:8		MAXAE	DCSPD	I	RO	0x3	N	Max ADC	Speed						
								I	ndicates	the maxi	mum rate	e at whi	ich the A	DC sam	nples dat	a.
									Value De	escription	า					
									0x3 1N	/I sample	es/second	t				
	7		MF	PU	I	RO	1	Ν	MPU Pres	sent						
								r		present.	See the A					Unit (MPU) Ince Manua

Bit/Field	Name	Туре	Reset	Description
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	TEMPSNS	RO	1	Temp Sensor Present
				When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

### Register 16: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Base Offse	0x400F t 0x014	E000 EE000		)2)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
							reserved	•		•	•			TIMER2	TIMER1	TIMER0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1		
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved		I2C0				reserve				SSI0		erved	UART1	UART0		
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1		
E	Bit/Field	I	Na	me	Т	уре	Rese	et	Descriptio	n								
	31:19		rese	rved		RO	0		Software s compatibil preserved	ity with f	future pr	oducts, f	the value	e of a re		provide it should b		
18   TIMER2   RO   1   Timer 2 Present																		
When set, indicates that General-Purpose												Timer m	nodule 2	is present				
	17		ТІМІ	ER1		RO	1		Timer 1 Pi	resent								
									When set,	indicate	es that G	eneral-F	Purpose	Timer m	nodule 1	is present		
	16		тімі	=R0		RO	1		Timer 0 Pı	resent								
	10										es that G	eneral-F	Purpose	Timer m	nodule 0	is present		
	45.40						0						•					
	15:13		rese	rvea		RO	0		Software s compatibil preserved	ity with f	future pr	oducts, f	the value	e of a re		provide it should b		
	12		120	0		RO	1		I2C Modul	le 0 Pres	sent							
									When set,	indicate	es that I2	C modu	ıle 0 is p	resent.				
	11:5		rese	rved	d       RO       0       Software should not rely on the value of a reserved bit. To procompatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.													
	4		SS	510		RO	1	SSI0 Present										
									When set,	indicate	es that S	SI modu	ule 0 is p	oresent.				
	4       SSI0       RO       1       SSI0 Present         3:2       reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.																	

Bit/Field	Name	Туре	Reset	Description
1	UART1	RO	1	UART1 Present
				When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

### Register 17: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Base Offse	vice Cap 0x400F.E et 0x018 RO, rese	E000	es 3 (DC	3)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	32KHZ		reserved		CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
Type Reset	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•							rese	rved		•	•			•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Т	уре	Rese	et D	escriptio	n						
	31		32KI	HZ	I	RO	1	32	2KHz Inp	out Clock	< Availat	ole				
														present and		
30:28 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.																
								W	'hen set,	indicate	es that C	apture/0	Compare	e/PWM p	oin 3 is p	resent.
	26		CCF	22	,	RO	1	C	CP2 Pin	Present	ŀ					
	20		001	2					'hen set,			anture/(	Compare	/PWM r	nin 2 is n	resent
	05		0.01	74			4					aptarort	, empare	····· ŀ	<u> </u>	
	25		CCF	21	1	20	1		CP1 Pin							
									'hen set,			apture/C	Joinpare	er P v v ivi p	nnisp	iesent.
	24		CCF	>0	I	20	1		CP0 Pin							
								W	'hen set,	indicate	es that C	apture/0	Compare	e/PWM p	oin 0 is p	resent.
	23		ADO	27	I	20	1	A	DC7 Pin	Present	t					
								W	'hen set,	indicate	es that A	DC pin	7 is pres	ent.		
	22		ADO	C6	I	20	1	A	DC6 Pin	Present	t					
								W	'hen set,	indicate	es that A	DC pin 6	6 is pres	ent.		
	21		ADO	C5	I	20	1	A	DC5 Pin	Present	t					
									'hen set,			DC pin {	5 is pres	ent.		
	20		ADC	7.4	1	20	1	۵	DC4 Pin	Present	ŀ					
	20				'		ı		/hen set,			DC nin 4	1 is pres	ent		
								vv	non 30l,	mulcale	s inal A	DO bin.		ont.		

Bit/Field	Name	Туре	Reset	Description
19	ADC3	RO	1	ADC3 Pin Present
18	ADC2	RO	1	When set, indicates that ADC pin 3 is present. ADC2 Pin Present
				When set, indicates that ADC pin 2 is present.
17	ADC1	RO	1	ADC1 Pin Present When set, indicates that ADC pin 1 is present.
16	ADC0	RO	1	ADC0 Pin Present When set, indicates that ADC pin 0 is present.
15:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Device Capabilities 4 (DC4)

### Register 18: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of GPIOs in the specific device. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Base Offse	e 0x400F.l et 0x01C RO, rese	E000	0.001F	.,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	1		rese	rved	1		1		1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			reserved				1		GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nai	me	T	уре	Reset	D	escriptio	n						
	31:5		rese	rved		RO	0	C	ompatibi	should n lity with f l across a	uture pr	oducts, f	the value	e of a res		provide it should
	4		GPI	OE		RO	1			t E Prese , indicate		PIO Por	rt E is pr	esent.		
	3		GPI	OD		RO	1			t D Prese , indicate		PIO Por	rt D is pr	esent.		
	2		GPI	OC		RO	1			t C Prese , indicate		PIO Por	rt C is pr	esent.		
	1		GPI	OB		RO	1			t B Prese , indicate		PIO Por	rt B is pr	esent.		
	0		GPI	OA		RO	1			t A Prese , indicate		PIO Por	rt A is pr	esent.		

#### Register 19: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Туре	t 0x100 R/W, res															
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reserved	н Н							ADC
Гуре eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		rese	erved		•	ΜΑΧΑ	DCSPD		rese	erved		WDT		reserved	
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
E	8it/Field		Na	me	г	уре	Rese	et [	Descriptio	n						
	31:17		rese	rved		RO	0	c	Software s compatibil preserved	ity with	future pr	oducts,	the value	e of a re		
	16		AD	C	F	R/W	0	A	ADC0 Clo	ck Gatir	ng Contr	ol				
								r c	This bit co eceives a lisabled. I a bus fauli	l clock a	nd funct	ions. Ot	herwise,	the uni	t is unclo	cked an
	15:10		rese	rved		RO	0	c	Software s compatibil preserved	ity with	future pr	oducts,	the value	e of a re		
	9:8		MAXAD	DCSPD	F	R/W	0	A	ADC Sam	ple Spe	ed					
								t	This field s he rate hi setting the	gher tha	an the ma	aximum	rate. You	•		
								,	Value De	scriptio	n					
									0x3 1N	1 sample	es/secor	ıd				
									0x2 50	0K sam	ples/sec	ond				
									0x1 25	0K sam	ples/sec	ond				

Run Mode Clock Gating Control Register 0 (RCGC0)

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# Register 20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1 1				1	reserve	d		1				1	ADC
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		rese	rved			ΜΑΧΑΙ	DCSPD		rese	erved		WDT		reserved	
ype eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
E	Bit/Field		Nar	ne	Т	уре	Rese	et	Descriptio	n						
	31:17		reser	ved		RO	0		Software s compatibil preserved	ity with t	future pr	oducts, t	the value	e of a re		
	16		AD	C	F	R/W	0		ADC0 Clo	ck Gatir	ng Contro	bl				
								1	This bit co receives a disabled. I a bus fault	clock a f the un	nd funct	ons. Ot	nerwise,	the uni	t is uncloo	ked an
	15:10		reser	ved		RO	0		Software s compatibil preserved	ity with t	future pr	oducts, t	the value	e of a re		
			MAXAD	CSPD	F	R/W	0		ADC Sam	ple Spe	ed					
	9:8													mnles	data You	cannot
	9:8							1	This field s the rate his setting the	gher tha	an the ma	aximum	rate. You	•		
	9:8							1	the rate hi	gher tha MAXAD	an the ma CSPD bit	aximum	rate. You	•		
	9:8							:	the rate his setting the Value De	gher tha MAXAD scriptio	an the ma CSPD bit	aximum as follo	rate. You	•		
	9:8							1	the rate his setting the Value De 0x3 1M	gher tha MAXAD scription	an the ma CSPD bit n	aximum as follo d	rate. You	•		
	9:8							1	the rate his setting the Value De 0x3 1N 0x2 50	gher tha MAXAD scription I sample 0K samp	an the ma CSPD bit n es/secon	aximum as follo d ond	rate. You	•		

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

### Register 21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	e 0x400F.E et 0x120 R/W, rese		000040													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•		•	•		•		reserve	d	•	•	•		•	'	ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	1	rved		10	MAXA			I	rved	1	WDT	2	reserved	0
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	1	Гуре	Rese	et [	Descriptio	n						
	31:17		rese	rved		RO	0	C	Software s compatibil preserved	ity with	future pr	oducts,	the value	e of a re		
	16		AD	C	I	R/W	0	ŀ	ADC0 Clo	ck Gatir	ng Contr	ol				
								r	This bit co receives a disabled. I a bus faul	l clock a	nd funct	ions. Ot	herwise,	the uni	t is unclo	cked an
	15:10		rese	rved		RO	0	C	Software s compatibil preserved	ity with	future pr	oducts,	the value	e of a re		
	9:8		MAXAD	DCSPD	I	R/W	0	ŀ	ADC Sam	ple Spe	ed					
								t	This field s he rate hi setting the	gher tha	in the m	aximum	rate. You			
									Value De	escription	n					
									0x3 1N	1 sample	es/secor	ıd				
									0x2 50	0K sam	ples/sec	ond				
									0x1 25	0K sam	ples/sec	ond				
									0x0 12	5K sam	ples/sec	ond				

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### Register 22: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F. et 0x104	.E000 set 0x0000	Ū	Control	Regist		0001)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•		•	reserved	•			•			TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0				reserved	1			SSI0		erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
E	Bit/Field		Na	me	-	Гуре	Rese	et D	escriptio	n						
	31:19		rese	rved		RO	0	C	Software s ompatibil reserved	ity with f	future pr	oducts, t	the valu	e of a re		provide it should b
	18		ТІМІ	ER2	I	R/W	0	Т	ïmer 2 C	lock Gat	ing Con	trol				
								li U	set, the	unit rece and dis	eives a c abled. If	lock and the unit	d functio	ns. Othe	erwise, th	er module 2 ne unit is vrites to the
	17		TIM	ER1		R/W	0	Т	ïmer 1 C	lock Gat	ing Con	trol				
								li U	set, the	unit rece and dis	eives a c abled. If	lock and the unit	d functio	ns. Othe	erwise, th	er module 1 ne unit is vrites to the
	16		TIM	ER0		R/W	0	Т	ïmer 0 C	lock Gat	ing Cont	trol				
								li U	set, the	unit rece and dis	eives a c abled. If	lock and the unit	d functio	ns. Othe	erwise, th	er module ( ne unit is vrites to the
	15:13		rese	rved		RO	0	C	Software s ompatibil reserved	ity with f	future pr	oducts, t	the valu	e of a re		provide it should b

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F t 0x114	E000 set 0x0000		y contro	Jintegi	ster i (	00001	)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1 1		1	1	T	reserved	1	т т 1		1			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Resei																
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0				reserve	d			SSI0	rese	erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
Nesei	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field	l	Nai	me	٦	Гуре	Rese	et	Descriptio	n						
	31:19		rese	rved		RO	0		Software s compatibili preserved	ity with f	future pr	oducts, t	he value	e of a res		provide it should be
	18		TIM	ER2	I	R/W	0		Timer 2 Cl	ock Gat	ting Cont	rol				
								1	lf set, the ι	unit rece and dis	eives a c abled. If	lock and the unit	I functio	ns. Othe	rwise, th	r module 2. le unit is rrites to the
	17		TIM	ER1	I	R/W	0		Timer 1 Cl	ock Gat	ting Conf	rol				
								1	lf set, the ι	unit rece and dis	eives a c abled. If	lock and the unit	I functio	ns. Othe	rwise, th	r module 1. le unit is vrites to the
	16		TIM	ER0	I	R/W	0		Timer 0 Cl	ock Gat	ting Conf	rol				
									lf set, the ι	unit rece and dis	eives a c abled. If	lock and the unit	I functio	ns. Othe	rwise, th	r module 0. le unit is vrites to the
	15:13		rese	rved		RO	0		Software s compatibili preserved	ity with f	future pr	oducts, t	he value	e of a res		provide it should be

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

### Register 24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F t 0x124 R/W, re	E000 set 0x0000	0000	5		- 5 -			,								
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
				•			reserved	•						TIMER2	TIMER1	TIMER0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		reserved		I2C0		•		reserve	d d	'		SSI0	rese	erved	UART1	UART0	
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	
E	Bit/Field	I	Nai	me	Т	уре	Rese	et l	Descriptio	n							
	31:19 reserved 18 TIMER2					RO	0	(	Software s compatibil preserved	oducts, t	the value	e of a res		provide it should b			
	18		TIM	ER2	F	R/W	0	-	Timer 2 Cl	ock Gati	ing Con	trol					
	18 TIMER2							l	f set, the i	unit rece and disa	ives a c abled. If	lock and the unit	d functio	ns. Othe	rwise, th	er module 2 ne unit is vrites to the	
	17		TIM	ER1	F	R/W	0	-	Timer 1 Cl	ock Gati	ing Con	trol					
	17 TIMER1							l	This bit controls the clock gating for General-Purpose Timer modu If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to unit will generate a bus fault.								
	16		TIM	ER0	F	R/W	0	-	Timer 0 Cl	ock Gati	ing Con	trol					
									This bit controls the clock gating for General-Purpose Timer modul If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to unit will generate a bus fault.							ne unit is	
	15:13 reserved				RO	0	(	Software should not rely on the value of a reserved bi compatibility with future products, the value of a reser preserved across a read-modify-write operation.									

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Bit/Field	Name	Туре	Reset	Description
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

#### Register 25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F. t 0x108			Control	Regist		(GC2)												
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
					I				erved				1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[			I	1		reserved				i i		GPIOE	GPIOD	GPIOC	GPIOB	GPIOA			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
E	Bit/Field		Nai	me	٦	уре	Reset	D	escriptio	n									
	31:5		rese	rved		RO	0	CC	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
	4		GPI	IOE	I	R/W	0	P	ort E Clo	ock Gatin	ng Contr	ol							
	4 GPIOE							cl	ock and	function	s. Other	wise, the	e unit is	unclocke	ed and d	eceives a isabled. If a bus fault			
	3		GPI	OD	I	R/W	0	P	Port D Clock Gating Control										
								cl	This bit controls the clock gating for Port D. If set, the c clock and functions. Otherwise, the unit is unclocked a the unit is unclocked, reads or writes to the unit will gene						ed and d	isabled. If			
2 GPIOC R/W 0 Port C Cloo										Port C Clock Gating Control									
								This bit controls the clock gating for Port C. If set, the unit rece clock and functions. Otherwise, the unit is unclocked and disa the unit is unclocked, reads or writes to the unit will generate a l						isabled. If					
	1		GPI	ЮB	I	R/W	0	P	Port B Clock Gating Control										
								cl	ock and	function	s. Other	wise, the	e unit is	unclocke	ed and d	eceives a isabled. If a bus fault			

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F.I et 0x118 R/W, res	E000		y contro	, rogi												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								res	erved						•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Resei																	
ſ	15	14	13	12	11	10 T T	9	8	7	6	5	4	3	2	1	0	
						reserved			1			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field		Nai	me	7	Гуре	Reset	D	escriptio	n							
31:5 reserved RO 0 Software shou compatibility w preserved acre											future pr	oducts, f	the value	e of a re			
	4		GPI	OE	I	R/W	0	P	ort E Clo	ck Gatir	ng Contr	ol					
							This bit controls the clock gating for Port E. If set clock and functions. Otherwise, the unit is uncloc the unit is unclocked, reads or writes to the unit wi									isabled. If	
	3		GPI	OD	I	R/W	0	Р	ort D Clo	ck Gatir	ng Contr	ol					
								с	This bit controls the clock gating for Port D. If set, the ur clock and functions. Otherwise, the unit is unclocked an the unit is unclocked, reads or writes to the unit will gener						ed and d	isabled. If	
	2		GPI	OC	I	R/W	0	Ρ	ort C Clo	Clock Gating Control							
This bit controls the cloc clock and functions. Oth the unit is unclocked, rea										s. Other	wise, the	e unit is	unclock	ed and d	isabled. If		
	1		GPI	ОВ	I	R/W	0	Р	ort B Clo	ck Gatir	ng Contr	ol					
								С	lock and	function	s. Other	wise, the	e unit is	unclock	ed and d	eceives a isabled. If a bus fau	

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

# Register 27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F.l t 0x128 R/W, res	E000		Cating	Control	regisi	er 2 (DC	.002)										
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
					1			rese	rved									
Гуре eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
0001																		
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
l					1	reserved			1			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Гуре eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
E	Bit/Field		Nai	me	Т	уре	Reset	D	escriptio	n								
	31:5		rese	rved	RO		0	CC	Software should not rely on the value of a reserved bit. To provic compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.									
	4		GPIOE		F	R/W	0	P	ort E Clo	ock Gatir	ng Contr	ol						
								cl	ock and	function	s. Other	wise, the	e unit is	unclock	ed and d	eceives lisabled. e a bus fa		
	3		GPI	OD	F	R/W	0	Port D Clock Gating Control										
3 GPIOD								cl	This bit controls the clock gating for Port D. If set clock and functions. Otherwise, the unit is uncloc the unit is unclocked, reads or writes to the unit wi						ed and d	lisabled.		
	2		GPI	ос	F	R/W	0	P	ort C Clo	ock Gatir	ng Contr	ol						
							This bit controls the clock gating for Port C. If set, the unit re clock and functions. Otherwise, the unit is unclocked and dis the unit is unclocked, reads or writes to the unit will generate						isabled.					
	1		GPI	ОВ	F	R/W	0	P	ort B Clo	ock Gatir	ng Contr	ol						
								cl	ock and	function	s. Other	wise, the	e unit is	unclock	ed and d	eceives lisabled. e a bus fa		

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

### Register 28: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Base Offse	0x400F. t 0x040				,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•	•		•		reserved	·		l			•	•	ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	1	1	rese	rved						WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
E	Bit/Field		Nar	me	٦	Гуре	Reset	t C	Descriptio	n						
	31:17		reserved			RO	0	c	Software s compatibil preserved	ity with f	uture pr	oducts, t	the value	e of a re		orovide it should b
	16		ADC		I	R/W	0		ADC0 Res Reset con			C modul	e 0.			
	15:4			reserved RO		0	c	Software s compatibil preserved	ity with f	uture pr	oducts, t	the value	e of a re		provide it should b	
	3		WE	тс	I	R/W	0	WDT Reset Control								
								F	Reset con	trol for V	Vatchdo	g unit.				
compatibility wit								Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								

Software Reset Control 0 (SRCR0)

### Register 29: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Base Offse	0x400F. t 0x044	.E000 set 0x0000			(1)														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
						•	reserved				•			TIMER2	TIMER1	TIMER0			
Type eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0			
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		reserved		I2C0				reserved				SSI0	res	erved	UART1	UART0			
ype eset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0			
B	Bit/Field		Nai	me	٦	Гуре	Rese	et D	escriptio	n									
	31:19		rese	rved		RO	0	С		ity with f	future pr	oducts, t	the valu	e of a res	rved bit. To provide reserved bit should l n.				
	18		TIM	ER2	F	R/W	0	Т	Timer 2 Reset Control										
								R	Reset control for General-Purpose Timer module 2.										
	17		TIM	ER1	F	₹/W	0	Т	imer 1 Re	eset Co	ntrol								
								R	leset con	trol for C	General-	Purpose	Timer I	module 1	•				
	16		TIM	ER0	F	₹/W	0	Т	imer 0 Re	eset Co	ntrol								
								R	leset con	trol for C	General-	Purpose	Timer ı	module (					
	15:13		rese	rved		RO	0	С	oftware s ompatibil reserved	ity with f	future pr	oducts, t	the valu	e of a res		provide iit should			
	12		120	00	F	₹/W	0	12	I2C0 Reset Control										
								R	leset con	trol for l	2C unit (	).							
	11:5		rese	rved		RO	0	С	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
	4		SS	510	F	₹/W	0	S	SI0 Rese	et Contro	ol								
								R	leset con	trol for S	SSI unit (	Э.							
	3:2		rese	rved		RO	0	С		ity with f	future pr	oducts, t	the valu	e of a res		it. To provide ved bit should			
	1		UAF	RT1	F	R/W	0	U	IART1 Re	eset Cor	ntrol								
								R	leset con	trol for L	JART ur	iit 1.							
	0		UAF	RT0	F	R/W	0	U	IART0 Re	eset Cor	ntrol								
								R	leset con	trol for L	JART ur	iit O.							

Software Reset Control 1 (SRCR1)

### Register 30: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Offse	e 0x400F.I et 0x048 R/W, res		00000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1		1 1	1	rese	l erved	1 1			1	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei																
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•			reserved			1			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Neset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
F	Bit/Field		Na	me	-	Гуре	Reset	D	escriptio	n						
-						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1.0001	_	00011010							
	31:5		rese	rved		RO	0			should no						
										across a					served b	it should be
	4		GPI			R/W	0	D	ort E Ro	set Conti	rol					
	4						0									
								R	eset con	trol for G	SPIO Po	rt E.				
	3		GPI	IOD	I	R/W	0	Р	ort D Re	set Cont	rol					
								D	osot con	trol for G		rt D				
								П	eset con			ILD.				
	2		GPI	IOC	I	R/W	0	Р	ort C Re	set Cont	rol					
								R	eset con	trol for G	SPIO Po	rt C.				
	4					R/W	0	-								
	1		GPI	ЮВ	I	≺/٧٧	0			set Conti						
								R	eset con	itrol for G	SPIO Po	rt B.				
	0		GPI	IOA	I	R/W	0	Р	ort A Re	set Conti	rol					
								R	eset con	trol for G		rt Δ				
									0001 001			п. Л.				

Software Reset Control 2 (SRCR2)


### 7 Internal Memory

The LM3S628 microcontroller comes with 8 KB of bit-banded SRAM and 32 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

### 7.1 Block Diagram

Figure 7-1 on page 108 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

#### Figure 7-1. Flash Block Diagram



### 7.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

#### 7.2.1 SRAM Memory

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset \* 32) + (bit number \* 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 \* 32) + (3 \* 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.* 

#### 7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 387 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

#### 7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

#### 7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 7-1 on page 109.

#### **Table 7-1. Flash Protection Policy Combinations**

FMPPEn	FMPREn	Protection	
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode	
		is used to protect code.	

FMPPEn	FMPREn	Protection
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

## 7.2.2.3 Flash Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. This is accomplished by clearing the DBG field of the **FMPRE** register.

**Flash Memory Protection Read Enable** (DBG field): If set to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent, and irreversible, after a commit sequence is performed.

In the initial state, provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software loaded. This change will not take effect until the next power-up of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

Important: Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

If the user will also be using the **FMPRE** bits to protect flash memory from being read as data (to mark sets of 2 KB blocks of flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

- Selecting the debug disable option in the Stellaris boot loader
- Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into flash

## 7.3 Flash Memory Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

## 7.3.1 Changing Flash Protection Bits

As discussed in "Flash Memory Protection" on page 109, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 114) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 116) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 114) is written with a value of 0x900.
- 3. The Flash Memory Control (FMC) register (see page 116) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using Luminary Micro's DriverLib peripheral driver library:

```
#include "hw_types.h"
#include "hw_flash.h"
void
permanently_disable_jtag_swd(void)
{
     11
     // Clear the DBG field of the FMPRE register. Note that the value
     // used in this instance does not affect the state of the BlockN
     // bits, but were the value different, all bits in the FMPRE are
     // affected by this function!
     11
     HWREG(FLASH FMPRE) &= 0x3ffffff;
     11
     // The following sequence activates the one-time
     // programming of the FMPRE register.
     11
     HWREG(FLASH FMA) = 0 \times 900;
```

```
HWREG(FLASH_FMC) = (FLASH_FMC_WRKEY | FLASH_FMC_COMT);
//
// Wait until the operation is complete.
//
while (HWREG(FLASH_FMC) & FLASH_FMC_COMT)
{
}
```

## 7.3.2 Flash Programming

}

The Stellaris<sup>®</sup> devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

## 7.3.2.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the **FMC** register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

## 7.3.2.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

#### 7.3.2.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

## 7.4 Register Map

Table 7-2 on page 112 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER\_DBG**, and **USER\_REGn** registers are relative to the System Control base address of 0x400F.E000.

Offset	Name	Туре	Reset	Description	See page
Flash Reg	isters (Flash Control Off	set)			
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	114
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	115

#### Table 7-2. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	116
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	118
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	119
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	120
Flash Reg	gisters (System Control C	Offset)		·	
0x130	FMPRE	R/W	0x8000.FFFF	Flash Memory Protection Read Enable	122
0x134	FMPPE	R/W	0x0000.FFFF	Flash Memory Protection Program Enable	123
0x140	USECRL	R/W	0x31	USec Reload	121

## 7.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

## Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

	et 0x000 R/W, res	et 0x000	00.000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	1	1	, ,	rese	erved		1	1	1	1	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		Î	1	1	1	1 1		OFFSET	I	I	1	1 1	T	1	
Туре	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	٦	Гуре	Rese	t D	escriptio	n						
	31:15		rese	rved		RO	0x0	C	oftware s ompatibil reserved	ity with	future pr	oducts,	the valu	e of a re		provide it should b
	14:0		OFF	SET	F	R/W	0x0	A	ddress C	Offset						
								A	ddress o	ffset in t	flash wh	ere oper	ation is	performe	ed.	

Flash Memory Address (FMA) Base 0x400F.D000

## Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flas	sh Mem	ory Da	ta (FMI	D)												
Offse	e 0x400F.l et 0x004 R/W, res		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	1		D	ATA	1	1		1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1	1	1 1	D	ATA	1	1		1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	Т	уре	Reset	: D	escriptio	'n						
	31:0		DA	TA	F	R/W	0x0	D	ata Valu	е						
								D	ata valu	e for writ	e operat	tion.				

June 04, 2008

## Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 114). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 115) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flas	sh Mem	ory Co	ntrol (F	MC)														
Offse	e 0x400F.I et 0x008 e R/W, res		0.0000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	1		1	1	1	I	1 1	W	I I /RKEY			1	1	1	I			
Туре	WO	WO	WO	WO	wo	WO	wo	WO	wo	WO	WO	WO	wo	WO	WO	wo		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					1		erved		1				COMT	MERASE	ERASE	WRITE		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
r	Bit/Field		Nar		т		Reset		Descriptio	<b>n</b>								
Ľ	Sil/Field		Indi	ne	I	уре	Resei		Description	11								
	31:16		WR	ΚEΥ	١	NO	0x0		Flash Write	e Key								
									of acciden	tal flash write to	writes. occur. W	The valu /rites to	ue 0xA4 the <b>FM(</b>	42 must C registe	be writte r without	e incidence in into this this wrkey		
	15:4		resei	rved		RO	0x0		compatibil	oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.								
	3		CO	МТ	F	R/W	0		Commit Register Value									
									Commit (w no effect o	,	0		nonvola	atile stora	age. A w	rite of 0 has		
									If read, the previous c commit ac	ommit a	ccess is	comple	ete, a 0 i	s returne	•	I. If the wise, if the		
									This can ta	ake up t	o 50 µs.							
	2		MER	ASE	F	R/W	0		Mass Eras	e Flash	Memor	y						
									If this bit is write of 0 ł						e is all e	erased. A		
										nass era	ise acce	ss is co	mplete,	a 0 is ref	urned; c	vided. If the otherwise, if urned.		
									This can ta	ake up t	o 250 m	s.						

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 μs.

June 04, 2008

## Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	T		1	1	1	1		re	served		1	1		1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset															1		
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	<u> </u>		
					1		reser						1		PRIS	ARIS	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
E	Bit/Field		Na	me		Туре	Reset		Descriptio	n							
						50	0x0		0 4								
	31:2 reserved RO								Software s compatibili								be
									, preserved		•	-					
	1		PR	lS		RO	0		Programm	ing Ra	w Interru	ot Status	6				
				-					This bit inc	U				roaramm	ning aval	o If cot	ho
									programm				•	0	0,	-	
									not comple		•						
									generated page 116)		h the Fla	sh Mem	ory Cor	ntrol (FM	IC) regis	ter bits (s	ee
									puge)	-							
	0		AR	lS		RO	0		Access Ra	w Inter	rupt Stat	us					
									This bit ind								
									tried to acc Protection				•				
									Program I			•	,				

to improperly access the flash.

## Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

Flash Controller Interrupt Mask (FCIM)

This register controls whether the flash controller generates interrupts to the controller.

Offse	0x400F. t 0x010 R/W, res	D000 set 0x000	00.000	(	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			1	1		res	erved	•	J	1	1 1	•	1	
Type	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO
Reset	0	U	0	0	0	0	U	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•				•	reserv	red		•		•	1	•	PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
L	31:2		Nar resei	rved		Type RO	Reset 0x0	S c p	reserved	should n lity with f across	future pr a read-r	oducts, nodify-w	the value	e of a re		provide it should
	1		PMA	ASK		R/W	0	F	rogramm	ning Inte	rrupt Ma	ask				
								to to	the con	troller. If troller. O	set, a p	rogramn	ning-gen	erated i	nterrupt	rupt statu is promot ressed fro
	0		AMA	SK		R/W	0	A	ccess In	terrupt N	lask					
								c c	ontroller.	lf set, a Otherwi	n acces	s-genera	ated inte	rrupt is j	, promoteo	atus to th I to the ed from tl

# Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000 28 27 26 25 24 22 21 20 17 16 31 30 29 23 19 18 reserved RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 10 9 6 5 4 3 2 0 11 8 7 1 PMISC AMISC reserved R/W1C R/W1C RO Type 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:2 RO 0x0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PMISC R/W1C 0 Programming Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because a programming cycle completed and was not masked. This bit is cleared by writing a 1. The PRIS bit in the FCRIS register (see page 118) is also cleared when the PMISC bit is cleared. 0 AMISC R/W1C 0 Access Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because an improper access was attempted and was not masked. This bit is cleared by writing a 1. The ARIS bit in the FCRIS register is also cleared when the AMISC bit is cleared.

## 7.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

## Register 7: USec Reload (USECRL), offset 0x140

**Note:** Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USe	c Relo	ad (US	ECRL)													
Offse	0x400F. t 0x140 R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						res	erved		1		1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1 1		rese	rved						I	US	EC	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Type RO									o n	1	1	0	0	0	1
	31:8		reser	rved	I	20	0x0	С	oftware s ompatibil reserved	ity with f	future pr	oducts, t	the value	e of a re		•
	7:0		USI	EC	F	R/W	0x31	Ν	licroseco	nd Relo	ad Value	9				
									1Hz -1 of rogramm		troller cl	ock whe	n the fla	sh is be	ing erase	ed or
										If the maximum system frequency is being used, $\mathtt{USEC}$ should be set to						


0x31 (50 MHz) whenever the flash is being erased or programmed.

Flash Memory Protection Read Enable (FMPRE)

## Register 8: Flash Memory Protection Read Enable (FMPRE), offset 0x130

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (see the **FMPPE** registers for the execute-only protection bits). This register is loaded during the power-on reset sequence. The factory settingsare a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.




0x8000FFFF Enables 32 KB of flash.

## Register 9: Flash Memory Protection Program Enable (FMPPE), offset 0x134

Note: Offset is relative to System Control base address of 0x400FE000.

Flash Memory Protection Program Enable (FMPPE)

This register stores the execute-only protection bits for each 2-KB flash block (see the **FMPRE** registers for the read-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.



0x0000FFFF Enables 32 KB of flash.


## 8 **General-Purpose Input/Outputs (GPIOs)**


The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, and Port E, ). The GPIO module supports 9-28 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration:
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive for digital communication
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

## 8.1 Block Diagram






## 8.2 Functional Description

Important: All GPIO pins are inputs by default (**GPIODIR=**0 and **GPIOAFSEL=**0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (**GPIOAFSEL=**1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-2 on page 126). The LM3S628 microcontroller contains five ports and thus five of these physical GPIO blocks.





## 8.2.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

## 8.2.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 133) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


## 8.2.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 132) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-3 on page 127, where u is data unchanged by the write.

#### Figure 8-3. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-4 on page 127.

#### Figure 8-4. GPIODATA Read Example



#### 8.2.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 134)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 135)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 136)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 137).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 138 and page 139). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 140).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

## 8.2.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 141), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

#### 8.2.4 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable.

#### 8.2.5 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

## 8.3 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose input mode (**GPIODIR=**0 and **GPIOAFSEL=**0). Table 8-1 on page 128 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 129 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	ister Bit Va	lue <sup>a</sup>							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	X	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?

#### Table 8-1. GPIO Pad Configuration Examples

Configuration	GPIO Register Bit Value <sup>a</sup>											
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR		
Open Drain Input (GPIO)	0	0	1	1	X	X	X	X	Х	X		
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?		
Open Drain Input/Output (I <sup>2</sup> C)	1	X	1	1	X	X	?	?	?	?		
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X		
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?		
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?		
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?		

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 8-2. GPIO Interrupt Configuration Example

Register	Desired	Pin 2 Bit Va	lue <sup>a</sup>						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	X	X	X	X	X	0	х	Х
GPIOIBE	0=single edge 1=both edges	X	X	X	X	X	0	Х	X
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		x	x	x	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

## 8.4 Register Map

Table 8-3 on page 130 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000

- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.
- **Note:** The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

#### Table 8-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	132
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	133
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	134
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	135
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	136
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	137
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	138
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	139
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	140
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	141
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	143
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	144
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	145
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	146
0x510	GPIOPUR	R/W	0x0000.00FF	GPIO Pull-Up Select	147
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	148
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	149
0x51C	GPIODEN	R/W	0x0000.00FF	GPIO Digital Enable	150
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	151
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	152
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	153
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	154
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	155

Offset	Name	Туре	Reset	Description	See page
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	156
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	157
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	158
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	159
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	160
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	161
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	162

## 8.5 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

## Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 133).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

#### GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	· ·				1	1		rese	rved		1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1			rese	erved	1	1 1			ſ	1	DA	ATA	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
							_	_								
E	Bit/Field		Nar	ne	Т	уре	Reset	D	escriptio	n						
	31:8 reserved RO 0x00						СС	mpatibil	ity with f	future pr		the value	e of a re	d bit. To served b	provide bit should be	
	7:0		DA	TA	F	R/W	0x00	G	PIO Data	а						
								-		•	•••			n the add e registe	lress space rs by	

independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 126 for examples of

reads and writes.

## Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

#### GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x400 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1		rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	i		1 1	rese	rved	1						D	IR	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nar	ne	7	Гуре	Reset	D	escriptio	n						
	31:8		reser	ved		RO	0x00		oftware s							provide it should be
									eserved		•					
	7:0		DI	R	I	R/W	0x00	G	PIO Data	a Directi	on					
								Tł	ne DIR V	alues ar	e define	ed as foll	ows:			

- 0 Pins are inputs.
- 1 Pins are outputs.

## Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

#### GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x404 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	, , , ,		1		rese	rved	1	1	,		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'	I		rese	rved	1				1	1	•	s I	1		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Na	ime		Туре	Reset	D	escriptio	on						
	31:8		rese	erved		RO	0x00				-	on the va				provide bit should b
									•		•	modify-w				
	7:0		ŀ	S		R/W	0x00	G	PIO Inte	errupt Se	nse					
								TI	he IS Va	alues are	defined	d as follo	ws:			

- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).

## Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The GPIOIBE register is the interrupt both-edges register. When the corresponding bit in the GPIO Interrupt Sense (GPIOIS) register (see page 134) is set to detect edges, bits set to High in GPIOIBE configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the GPIO Interrupt Event (GPIOIEV) register (see page 136). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

#### GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
Offset 0x408
Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							I	BE	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IBE	R/W	0x00	GPIO Interrupt Both Edges

The IBE values are defined as follows:

Value Description

Interrupt generation is controlled by the GPIO Interrupt Event 0 (GPIOIEV) register (see page 136).

- Both edges on the corresponding pin trigger an interrupt. 1
  - Note: Single edge is determined by the corresponding bit in GPIOIEV.

## Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 134). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x40C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			l					rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							IE	EV			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Desc
31:8	reserved	RO	0x00	Softw comp prese
7:0	IEV	R/W	0x00	GPIC

Description

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Event

The  ${\tt IEV}$  values are defined as follows:

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

## Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

#### GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x410 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
						1		rese	rved	1	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	'			rese	rved	•	· ·			1		IN	1E	1		•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	Bit/Field Name						Reset	D	escriptic	n							
	31:8 reserved					RO	0x00	CC	Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bi preserved across a read-modify-write operation.							be	
	7:0 IME				F	R/W	0x00			errupt Ma values ai		ole ed as foll	ows:				

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

## Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 137). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

#### GPIO Raw Interrupt Status (GPIORIS)

•	
GPIO Port A base: 0x4000.4000	
GPIO Port B base: 0x4000.5000	
GPIO Port C base: 0x4000.6000	
GPIO Port D base: 0x4000.7000	
GPIO Port E base: 0x4002.4000	
Offset 0x414	
Type RO, reset 0x0000.0000	

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved							RI	S		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	RIS	RO	0x00	GPIO Interrupt Raw Status
				Reflects the status of interrupt trigger condition detection on pins (raw,

prior to masking).

The  $\ensuremath{\mathtt{RIS}}$  values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

## **Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418**

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.


In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

**GPIOMIS** is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x418 Type RO, reset 0x0000.0000



The MIS values are defined as follows:

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

## Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

#### GPIO Interrupt Clear (GPIOICR)

GPIC GPIC GPIC GPIC Offse	Port B b Port C b Port D b Port E b t 0x41C	base: 0x4 base: 0x4 base: 0x4	000.4000 000.5000 000.6000 000.7000 002.4000	1														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[		i				1	1 1	res	erved	i	r	1	i I	Î	Î	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		I		rese	rved	I	1 1			I	i	1	l C	I	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0		
E	3it/Field	eld Name				Гуре	Reset	C	escriptio	n								
	31:8		resei	RO		0x00	C		ity with f	future p	on the va roducts, modify-w	the valu	e of a re		provide it should b			
	7:0	7:0 IC		١	V1C	0x00	G	SPIO Inte	rrupt Cle	ear								
										lues are	define	d as follo	WS:					
								١	Value Description									

0 Corresponding interrupt is unaffected.

1 Corresponding interrupt is cleared.


## Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Important: All GPIO pins are inputs by default (**GPIODIR=**0 and **GPIOAFSEL=**0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (**GPIOAFSEL=**1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply  $\overline{\text{RST}}$  or power-cycle the part.

It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.



Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				<ol> <li>Hardware control of corresponding GPIO line (alternate hardware function).</li> </ol>
				Note: The default reset value for the <b>GPIOAFSEL</b> register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of <b>GPIOAFSEL</b> for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

## Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

#### GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x500 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•			1		rese	erved	•	•	'		•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	1			1	I	DF	RV2	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
E	Bit/Field		Nar	me	-	Гуре	Reset	t D	escriptio	n						
	31:8		reserved		RO		CC		oftware s ompatibil reserved	ity with f	future pr	oducts,	the value	e of a re		provide it should
	7:0		DR	V2		R/W	0xFF		utput Pa				or <b>GBIC</b>		cloars t	20

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

## Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

#### GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x504 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		•	•			•		rese	erved		•			•	•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	rese	rved	1			DRV4									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
E	Bit/Field		Nar	me	T	уре	Reset	D	escriptio	n								
	31:8 reser					RO 0x00		C	Software should not rely on the value of a reserved bit. T compatibility with future products, the value of a reserved preserved across a read-modify-write operation.									
	7:0		DRV4		R/W		0x00		•		Dutput Pad 4-mA Drive Enable A write of 1 to either GPIODR2[n] or GPIODR8[n] clears the							

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

# Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

#### GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x508 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1			1		rese	erved		1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved				'		1	DF	RV8	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field Name				-	Гуре	Reset	П	escriptio	0						
L			INCI	ne		iype	Reset	D	escriptio	1						
	31:8 reserved			rved		RO	0x00	C	oftware s ompatibil reserved	ity with f	future pr	oducts, t	the value	e of a re		provide iit should
	7:0		DR	V8		R/W	0x00	0	utput Pa	d 8-mA	Drive Er	nable				
								А	write of	1 to eith	er <b>GPIO</b>	DR2[n]	or GPIC	DR4[n]	clears t	ne

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

### Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 150). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the l<sup>2</sup>C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for the l<sup>2</sup>C clock and data pins should be set to 1 (see examples in "Initialization and Configuration" on page 128).

#### GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x50C Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 4 3 2 1 0 ODE reserved Туре RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Type Reset RO 0x00 31:8 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. Output Pad Open Drain Enable 7:0 ODE R/W 0x00 The ODE values are defined as follows:

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

# Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 148).

#### GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x510 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r			1		1	1 1	rese	rved	1		1	1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r			rese	rved	1	1 1			1		P	JE	r	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W 1	R/W 1	R/W	R/W 1	R/W	R/W	R/W
Reber	Ū	0	Ŭ	Ū	0	Ŭ	0	Ū	·		·	·				
E	Bit/Field Name			-	Гуре	Reset	D	escriptio	'n							
	31:8 reserved				RO	0x00	C		lity with f	uture pr	oducts, t	the value	e of a re	d bit. To served b	provide it should b	
	7:0 PUE R/W					0xFF	Р	ad Weał	k Pull-Up	Enable						
											-	-			-	DPUR[n] after the

write.

June 04, 2008

# Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 147).

#### GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x514 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	, ,		1	<del>т т</del>	rese	rved	1		1		1	-	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		•	rese	rved	•				1		P	DE I	I	1	
Type	RO	RO	RO	RO	RO 0	RO 0	RO 0	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	T	уре	Reset	D	escriptic	on						
	31:8 reserved		erved		RO	0x00	СС	ompatibi	lity with f	uture p		the valu	e of a re		provide bit should l	
								рі	reserved	across	a read-	modify-w	rite ope	ration.		
	7:0 PDE R/W 0x00				0x00	P	ad Weal	k Pull-Do	wn Ena	able						
													•	0	OPDR[n] e after the	

write.

## Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 145).

#### GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x518 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		1			1		rese	rved			1		1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1	rese	rved	1						SI	 	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
E	0 0 0 0 Bit/Field Name				-	Гуре	Reset	D	escriptio	n							
	31:8 reserved					RO	0x00	co	ompatibil	ity with f	uture pr		the value	e of a re	d bit. To served b	provide it should	be
	7:0 SRL					R/W	0x00					-mA driv ed as foll					

Value Description


- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

# Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The GPIODEN register is the digital input enable register. By default, all GPIO signals are configured as digital inputs at reset. If a pin is being used as a GPIO or its Alternate Hardware Function, it should be configured as a digital input.

#### GPIO Digital Enable (GPIODEN)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1		1	rese	rved	I	1			1		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	erved		1	•		I	I	DI	I EN I			1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

Bit/Field	Name	Туре	Reset	Descript
31:8	reserved	RO	0x00	Software compati preserve
7:0	DEN	R/W	0xFF	Digital E

otion

re should not rely on the value of a reserved bit. To provide tibility with future products, the value of a reserved bit should be ved across a read-modify-write operation.

Enable

The DEN values are defined as follows:

Value Description

- 0 Digital functions disabled.
- 1 Digital functions enabled.

# Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•		res	erved			•			•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved	1				I	1	<b>I</b> PI	D4	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	Bit/Field		Nor	~~~	-	-	Deee	+ F	Vacariatia	-						
	sil/Field		Nar	ne		уре	Rese	ιL	escriptio)	ri -						
	31:8			rved		RO	0x00	С	oftware s ompatibil reserved	ity with f	future pr	oducts, t	the valu	e of a re		provide it should b
	7:0		PIE	04		RO	0x00	G	SPIO Per	ipheral I	D Regis	ter[7:0]				

June 04, 2008

# Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•		res	erved	•	•					•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved pe RO RO RO RO									1	1	PI	D5	1	1	•
Туре						RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
F	Bit/Field Name			ne	г	уре	Rese	t Г	Descriptio	n						
-						760										
	31:8 reserved				RO	0x00	C	oftware s ompatibi reserved	lity with t	future pr	oducts, t	the valu	e of a re		provide it should b	
	7:0		PIE	05		RO	0x00	0	SPIO Per	ipheral I	D Regis	ter[15:8]				

June 04, 2008

# Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		l				•		res	erved			•			•	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1				ſ	I	<b>I</b> Pl	D6	T	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field			me	г	уре	Rese	+ Γ	escriptio	n						
L			Indi	ne	•	ype	11636	ι L	escriptio							
	31:8			rved		RO	0x00	С	oftware s ompatibil reserved	ity with f	future pr	oducts, t	the valu	e of a re		provide it should be
	7:0		PIE	D6		RO	0x00	G	PIO Per	pheral I	D Regis	ter[23:16	6]			

# Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•		1	•		res	erved	1	1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										1	1	PI	D7	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	٦	Гуре	Rese	t C	escriptio	n						
	31:8 reserved			RO	0x00	С	oftware s ompatibil reserved	lity with t	future pr	oducts, t	the value	e of a re		provide it should be		
	7:0		PI	70		RO	0x00	G	SPIO Per	ipheral I	D Regis	ter[31:24	1]			

June 04, 2008

# Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE0 Type RO, reset 0x0000.0061

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved	1	r 1					<b>I</b> Pli	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
E	0 0 0 0 Bit/Field Name		T	уре	Reset	: D	escriptio	n								
	31:8		resei	rved		RO	0x00	C	oftware s ompatibil reserved	ity with f	uture pr	oducts, t	the value	e of a re		provide it should be
	7:0 PID0					RO	0x61		iPIO Peri	•	Ũ				of the is used	winds a well
									an be us	ea by so	Inware	to identif	y the pre	esence	or this pe	eripheral.

June 04, 2008

# Register 24: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ŀ	1	rese	rved	1	r 1					<b>I</b> Pli	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name			Т	ӯре	Reset	D	escriptio	n							
	31:8		resei	rved		RO	0x00	C	oftware s ompatibil reserved	ity with f	uture pr	oducts, t	the value	e of a re		provide it should be
	7:0 PID1				RO	0x00		iPIO Peri	•	Ŭ				6 H -		
								C	an be us	ea by so	ontware t	to identif	y the pre	esence	ot this pe	eripheral.

# Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	erved			1		1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved	1	r î					<b>I</b> PI	D2	1	Î	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nar	me	Т	уре	Reset	: D	escriptio	n						
	Bit/Field Name 31:8 reserved					RO	0x00	C	oftware s ompatibil reserved	ity with f	uture pr	oducts, t	the value	e of a re		provide bit should b
	7:0		PI	02		RO	0x18		iPIO Peri	•	Ũ	-	-		of this pr	rinharal
								U	an be us	eu by so	Jiware	lo identii	y the pre	esence	or uns pe	eripheral.

# Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFEC Type RO, reset 0x0000.0001

RO 0	RO 0	RO				I		1 1						1	
0		RO					res	erved							
15		0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	ľ	rese	rved		ľ			Ì		PII	03	I	I	1
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
/Field		Nan	ne	Т	уре	Rese	t D	escriptio	n						
Bit/Field Name 31:8 reserved				I	20	0x00	С	ompatibil	ity with f	uture pr	oducts, t	he value	e of a re		•
7:0		PIC	)3	I	RO	0x01				0	•	-	sence (	of this ne	vinheral
3	0 Field 1:8	RO RO 0 0 Field 1:8	RO RO RO 0 0 0 Field Nar 1:8 reser	RO RO RO RO 0 0 0 0 Field Name 1:8 reserved	RO RO RO RO RO 0 0 0 0 0 Field Name T 1:8 reserved I	RO RO RO RO RO RO 0 0 0 0 0 0 Field Name Type 1:8 reserved RO	RO RO RO RO RO RO RO 0 0 0 0 0 0 0 0 Field Name Type Rese 1:8 reserved RO 0x00	RO       Field     Name     Type     Reset     D       1:8     reserved     RO     0x00     S       C     PID3     RO     0x01     G	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""></th<></td></th<>	RO       RO <th< td=""></th<>

June 04, 2008

# Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF0 Type RO, reset 0x0000.000D

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								res	erved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5		3	2	1	
I	15	14	13			10	r and a second s	0	, 	0		4	· · ·		1	0
				rese	rved							CI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nar	ne	I	уре	Reset	D	escriptio	n						
	31:8		reser	und		RO	0x00	0	oftware s	bould p	ot roly o	n tha va	luo of o	rocorivo	d hit To	orovido
	31.0		Teser	veu		KU	0,000				-					it should b
								р	reserved	across	a read-n	nodify-w	rite oper	ation.		
	7:0		CIE	00		RO	0x0D	G	SPIO Prin	neCell IE	) Regist	er[7:0]				
									rovidoo a		Ū		a narinh	oral ida	atification	avetam

Provides software a standard cross-peripheral identification system.

# Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1		res	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset												U			0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		•				I	CI	D1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nar	ne	٦	Гуре	Reset	t D	escriptio	n						
	31:8		reser	ved		RO	0x00	С	oftware s ompatibil reserved	ity with f	future pr	oducts, t	the value	e of a re		provide it should be
	7:0		CIE	01		RO	0xF0		PIO Prin		Ū			anal ida	- 1:6: 1:	

Provides software a standard cross-peripheral identification system.

# Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

#### GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	erved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1				1		CI	D2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nar	ne	ſ	Гуре	Reset	: D	escriptio	n						
	31:8		resei	rved		RO	0x00	C	oftware s ompatibil reserved	ity with f	uture pr	oducts, t	the value	e of a re		provide bit should be
	7:0		CI	02		RO	0x05		PIO Prin		Ū	-	-	eral ide	ntificatio	n system.

# Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								res	erved	1	1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	1				I	1	CI	D3	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nar	ne	-	Гуре	Reset	: D	escriptio	n						
	31:8		reser	ved		RO	0x00	C	oftware s ompatibil reserved	ity with f	future pr	oducts, t	the value	e of a re		provide bit should be
	7:0		CIE	03		RO	0xB1		iPIO Prin		Ū	•	-	anal ida.	-4:6:4:-	

Provides software a standard cross-peripheral identification system.

# 9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions. The trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The General-Purpose Timer Module is one timing resource available on the Stellaris<sup>®</sup> microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 34).

The following modes are supported:

- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock using 32.768-KHz input clock
  - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - Programmable periodic timer
  - Software-controlled event stalling
- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal

## 9.1 Block Diagram

**Note:** In Figure 9-1 on page 164, the specific CCP pins available depend on the Stellaris<sup>®</sup> device. See Table 9-1 on page 164 for the available CCPs.




Figure 9-1. GPTM Module Block Diagram

Table 9-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	-	-
	TimerB	-	-

# 9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 175), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 176), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 178). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

## 9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load** 

(GPTMTAILR) register (see page 189) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 190). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 193) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 194).

#### 9.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 189
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 190
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 197
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 198

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to **GPTMTAR** returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

#### 9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 176), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 180), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 185), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 187). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 183), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 186). The trigger is enabled by setting the TAOTE bit in GPTMCTL, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

# 9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 191) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

#### 9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 175). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

#### 9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt. The trigger is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) <sup>a</sup>	Max Time	Units
00000000	1	1.3107	mS
00000001	2	2.6214	mS
00000010	3	3.9321	mS
11111100	254	332.9229	mS
11111110	255	334.2336	mS
11111111	256	335.5443	mS

#### Table 9-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

#### 9.2.3.2 16-Bit Input Edge Count Mode

**Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

**Note:** The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 on page 168 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

# 9.2.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.


In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 169 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).



#### Figure 9-3. 16-Bit Input Edge Time Mode Example

#### 9.2.3.4 16-Bit PWM Mode


**Note:** The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 170 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.



#### Figure 9-4. 16-Bit PWM Mode Example

# 9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

#### 9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - a. Write a value of 0x1 for One-Shot mode.
  - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 171. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

#### 9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

#### 9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 171. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

#### 9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 172 through step 9 on page 172.

#### 9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

**Interrupt Clear (GPTMICR)** register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

#### 9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

#### 9.4 Register Map

Table 9-3 on page 173 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

#### Table 9-3. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	175
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	176
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	178
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	180
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	183

Offset	Name	Туре	Reset	Description	See page
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	185
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	186
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	187
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	189
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	190
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	191
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	192
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	193
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	194
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	195
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	196
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	197
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	198

# 9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

## Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

#### GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

2:0

GPTMCFG

R/W

0x0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1		r		1 1	rese	i i erved			<b>1</b> 1		I	1 I	
								1000	1							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1	1	1	1		reserved		1			1 1			GPTMCFG	
							reserved									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nai	me	Т	уре	Reset	D	escriptio	n						
									•							
	31:3		rese	nved		RO	0x00	S	oftware o	should n	ot rely o	n the val	ue of a i	recerver	d bit. To p	orovide
	51.5		1636	veu			0,00	0							a bit. 10 h	JIOVIUE

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPTM Configuration

The GPTMCFG values are defined as follows:

- Value Description
- 0x0 32-bit timer configuration.
- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved
- 0x3 Reserved
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

# Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

#### GPTM TimerA Mode (GPTMTAMR)

Time Time Offse	r0 base: 0 r1 base: 0 r2 base: 0 t 0x004 R/W, rese	)x4003. )x4003.	1000 2000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1			res	erved	1	1		1	1 1		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	rved						TAAMS	TACMR	TA	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Na	me	т	уре	Reset	C	escriptic	n						
	31:4		rese	rved	I	20	0x00	С	Software compatibi preserved	ity with	future pr	oducts,	the value	e of a res		provide it should t
	3		TAA	MS	F	R/W	0	G	SPTM Tir	nerA Alte	ernate M	ode Se	lect			
								Т	he taam	s values	s are def	ined as	follows:			
								,	Value De	escription	n					
									0 Ca	pture m	ode is e	nabled.				
									1 P\	VM mod	e is ena	bled.				
									No				mode, yc 'AMR fielc		lso clea	r the TACM
	2		TAC	MR	F	R/W	0	C	SPTM Tir	nerA Ca	pture Mo	ode				
								Т	he tacm	R values	s are def	ined as	follows:			
								Ņ	Value De	escription	n					
											nt mode					
									1 Ec	lge-Time	e mode					

Bit/Field	Name	Туре	Reset	Description						
1:0	TAMR	R/W	0x0	GPTM TimerA Mode						
				The TAMR values are defined as follows:						
				Value Description						
				0x0 Reserved						
				0x1 One-Shot Timer mode						
				0x2 Periodic Timer mode						
				0x3 Capture mode						
				The Timer mode is based on the timer configuration defined by bits 2 in the <b>GPTMCFG</b> register (16-or 32-bit).						
				In 16-bit timer configuration, ${\tt TAMR}$ controls the 16-bit timer modes for TimerA.						
				In 32-bit timer configuration, this register controls the mode and the						

In 32-bit timer configuration, this register controls the mode and the contents of  $\ensuremath{\mathsf{GPTMTBMR}}$  are ignored.

### Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

#### GPTM TimerB Mode (GPTMTBMR)

Time Time Offse	r0 base: ( r1 base: ( r2 base: ( et 0x008 R/W, res	0x4003.1 0x4003.2	000 000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	1	reserved										1	1	1		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1			rese	rved				1		TBAMS	TBCMR	ТВ	MR		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/Field Name					Т	уре	Reset	C	escriptio	n								
31:4			reserved RO		0x00	с	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.											
	3		TBA	MS	R/W		0		GPTM TimerB Alternate Mode Select									
								I	The TBAMS values are defined as follows:									
								١	Value Description									
									0 Ca	pture m	ode is e	nabled.						
									1 PV	VM mod	e is ena	bled.						
									No				mode, yo BMR field		lso clea	r the TBCI		
2			TBCMR		R/W		0	Ģ	PTM Tim	nerB Ca	pture Mo	ode						
								Т	he TBCM	R values	s are def	ined as	follows:					
								١	/alue De	scriptio	n							
									0 Ed	ge-Cou	nt mode							

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TEMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

GPTM Control (GPTMCTL)

## Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

Timer Timer Timer Offse	r0 base: r1 base: r2 base: t 0x00C	0x4003.0 0x4003.1 0x4003.2 set 0x000	000 000 000	_,																
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
										reserved										
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	reserved	TBPWML	TBOTE	reserved	TBE	VENT	TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN	TAE	VENT	TASTALL	TAEN				
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0				
10000	Ū	Ū	Ū	Ū	Ū	Ū	Ũ	0	Ū	Ū	Ū	Ū		Ū	0	ů.				
Bit/Field Name				Т	уре	Rese	t D	escriptic	n											
31:15 reserved				RO	0x00	C	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should to preserved across a read-modify-write operation.													
	14 TBPWML					R/W	0	GPTM TimerB PWM Output Level												
								т	The TBPWML values are defined as follows:											
								\		escriptior										
										utput is u		ed.								
									1 0	utput is ir	nverted.									
	13		тво	DTE	F	R/W	0	G	iPTM Tir	nerB Ou	tput Trig	ger Ena	ble							
								The TBOTE values are defined as follows:												
								、	/alua Dr	escriptior										
								``		e output		triagor i	ie die abl	od						
										•										
									1 Th	ne output	. nmefB	uiggeri	s enable	eu.						
12 reserved RO					RO	0	C	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit shoup preserved across a read-modify-write operation.												

Bit/Field	Name	Туре	Reset	Description
11:10	TBEVENT	R/W	0x0	GPTM TimerB Event Mode
				The TBEVENT values are defined as follows:
				Value Description 0x0 Positive edge 0x1 Negative edge 0x2 Reserved
				0x3 Both edges
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				ValueDescription0TimerB stalling is disabled.1TimerB stalling is enabled.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA trigger is disabled.
				1 The output TimerA trigger is enabled.

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.

#### Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

#### GPTM Interrupt Mask (GPTMIMR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000 31 30 28 26 25 24 23 22 21 20 29 27 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 reserved CBEIM CBMIM TBTOIN reserved RTCIM CAEIM CAMIM TATOIM R/W R/W R/W RO RO RO RO RO R/W R/W RO RO RO RO R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:11 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 CBEIM R/W 0 GPTM CaptureB Event Interrupt Mask The CBEIM values are defined as follows: Value Description 0 Interrupt is disabled. Interrupt is enabled. 1 CBMIM R/W 9 0 GPTM CaptureB Match Interrupt Mask The CBMIM values are defined as follows: Value Description Interrupt is disabled. 0 1 Interrupt is enabled. 8 TBTOIM R/W 0 GPTM TimerB Time-Out Interrupt Mask The TBTOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. 7:4 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows: Value Description 0 Interrupt is disabled.
2	CAEIM	R/W	0	1 Interrupt is enabled. GPTM CaptureA Event Interrupt Mask
				<ul> <li>The CAEIM values are defined as follows:</li> <li>Value Description</li> <li>0 Interrupt is disabled.</li> <li>1 Interrupt is enabled.</li> </ul>
1	CAMIM	R/W	0	<ul> <li>GPTM CaptureA Match Interrupt Mask</li> <li>The CAMIM values are defined as follows:</li> <li>Value Description <ol> <li>Interrupt is disabled.</li> <li>Interrupt is enabled.</li> </ol> </li> </ul>
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.

### Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

#### GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Offset 0x01C
Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
			1 1			1		rese	erved						•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
[	10	14	reserved	12	•	CBERIS		TBTORIS		1	rved		RTCRIS	CAERIS	1	TATORIS				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	Bit/Field		Nan		г	Tuno	Booo	+ D	escriptio	n										
	ni/Fielu		INdi	le	1	Гуре	Rese		escriptio	11										
	31:11		reser	ved		RO	0x00				not rely or					provide it should be				
									•	•	a read-m									
	10		CBE	ิสเร		RO	0	G	PTM Ca	ptureB	Event Ra	w Interr	rupt							
											eB Even		•	prior to	masking	r				
														p		5.				
	9		CBM	RIS		RO	0				Match Ra		•							
								Т	his is the	e Captur	eB Match	n interru	ipt status	s prior to	maskin	g.				
	8		TBTO	TBTORIS			RO 0				ne-Out R	aw Inte	rrupt							
								Т	This is the TimerB time-out interrupt status prior to masking.											
	7:4		reser	ved		RO 0x0		S	Software should not rely on the value of a reserved bit. To						provide					
										,	future pro a read-m	'			served b	it should be				
	_						_					louny n		ation.						
	3		RTC	RIS		RO	0		PTM RT											
								Т	This is the RTC Event interrupt status prior to masking.											
	2		CAE	RIS		RO	0	G	GPTM CaptureA Event Raw Interrupt											
								Т	This is the CaptureA Event interrupt status prior to masking.											
	1		CAM	RIS		RO	0	G	GPTM CaptureA Match Raw Interrupt											
								т	his is the	Captur	eA Match	n interru	ipt status	s prior to	maskin	g.				
	0		ΤΑΤΟ	RIS		RO	0		iPTM Tin	nerA Tin	ne-Out R	aw Inte	rrupt							
	-						Ũ	GPTM TimerA Time-Out Raw Interrupt This the TimerA time-out interrupt status prior to masking.												
													statuo p		coning.					

### Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

Time Time Offse	r0 base: 0 r1 base: 0 r2 base: 0 t 0x020 RO, reset	x4003.1 x4003.2	000			·											
ſ	31	30	29	28	27	26 I	25	24	23	22	21	20	19	18	17	16	
l					1				erved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			reserved			CBEMIS	CBMMIS	твтомі	s	rese	erved		RTCMIS	CAEMIS		TATOMIS	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
E	Bit/Field		Nam	ne	Т	уре	Rese	et D	Descriptio	n							
	31:11		reserv	ved		RO	0x00	c	Software s compatibil preserved	ity with f	future pr	oducts,	the value	e of a re		provide it should be	
	10		CBEN	ЛIS		RO	0	(	GPTM Ca	ptureB E	Event Ma	asked In	terrupt				
								٦	his is the	Captur	eB event	t interru	pt status	after ma	asking.		
	9		CBMMIS			RO	0	C	ЭРТМ Са	ptureB N	Match Ma	asked Ir	nterrupt				
								T	his is the	Capture	eB matcl	h interru	ipt status	after m	asking.		
	8		ТВТО	MIS		RO	0	(	GPTM Tin	nerB Tim	ne-Out M	lasked I	nterrupt				
								T	This is the TimerB time-out interrupt status after masking.								
	7:4		reser	ved		RO	0x0	c	Software should not rely on the value of a reserved bit. To provic compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
	3		RTC	ЛIS		RO	0	(	GPTM RTC Masked Interrupt								
								٦	This is the RTC event interrupt status after masking.								
	2		CAEM	/IS		RO	0	(	ЭРТМ Са	ptureA E	Event Ma	asked In	terrupt				
								٦	This is the CaptureA event interrupt status after masking.								
	1		CAM	MIS		RO	0		GPTM Ca				•				
								T	his is the	Captur	eA matcl	h interru	ipt status	after m	asking.		
	0		TATO	MIS		RO	0		SPTM Tim				•	_			
								T	his is the	TimerA	time-ou	t interru	pt status	after m	asking.		

GPTM Masked Interrupt Status (GPTMMIS)

## Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPT	TM Inter	rupt C	lear (GF	тміс	R)												
Time Time Offse	r0 base: 0 r1 base: 0 r2 base: 0 et 0x024 W1C, res	x4003. x4003.2	1000 2000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
						1	1	rese	rved					•	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
ı	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			reserved		I					rese		-			CAMCINT		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	
E	Bit/Field		Nan	ne	٦	Гуре	Rese	t D	escriptio	n							
	31:11     reserved     RO     0x00     Software should not rely on the vaccompatibility with future products, preserved across a read-modify-weight of the statement of the st											the value	e of a re				
	10																
		The CBECINT values are defined as follows:															
		The CBECINT values are defined as follows: Value Description															
										e interru		affected					
									1 Th	e interru	pt is cle	ared.					
	9		CBMC	CINT	١	W1C	0	G	РТМ Са	ptureB N	latch In	terrupt (	Clear				
								Tł	NE CBMC	INT valu	les are o	defined	as follow	/S:			
								V	alue De	scription	1						
									0 Th	e interru	pt is una	affected					
									1 Th	e interru	pt is cle	ared.					
	8 TBTOCINT W1C 0 GPTM TimerB Time-Out Interrupt Clear																
		The TBTOCINT values are defined as follows:															
								V	alue De	escription	1						
									0 Th	e interru	pt is una	affected					
									1 Th	e interru	pt is cle	ared.					
	7:4		reser	ved		RO	0x0										

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				<ul><li>Value Description</li><li>0 The interrupt is unaffected.</li><li>1 The interrupt is cleared.</li></ul>
2	CAECINT	W1C	0	<ul> <li>GPTM CaptureA Event Interrupt Clear</li> <li>The CAECINT values are defined as follows:</li> <li>Value Description <ol> <li>The interrupt is unaffected.</li> <li>The interrupt is cleared.</li> </ol> </li> </ul>
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt
0	TATOCINT	W1C	0	This is the CaptureA match interrupt status after masking. GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows:
				Value Description 0 The interrupt is unaffected.

1 The interrupt is cleared.

### Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Time Time Time Offse	r0 base: r1 base: r2 base: et 0x028	0x4003.0 0x4003.1 0x4003.2	000	,		,	FFFF (32-b	it mode)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	1	I TAI	I LRH	1	1	1	1	1	1	
<b>І</b> Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]		1	ı –	ı	1	1	1	TAI	l LRL	I	1	1	r	1	1	1
I         I <thi< th=""> <thi< th=""> <thi< th=""> <thi< th=""></thi<></thi<></thi<></thi<>																
Reset	1	1	1											1		
E	Bit/Field		Na	me	т	уре	Rese	et D	escriptio	n						
	31:16		TAIL	RH	F	R/W	0xFFF	F G	PTM Tin	nerA Inte	erval Loa	ad Regis	ster High	1		
							(32-bit m 0x0000 (1 mode	16-bit Ti	1 When continued for 32 bit mode via the <b>CPTMCEC</b> register the <b>C</b>							
									In 16-bit mode, this field reads as 0 and does not have an effect on state of <b>GPTMTBILR</b> .							effect on the
	15:0		TAILRL R/W		0xFFF	F G	PTM Tin	nerA Inte	erval Loa	ad Regis	ster Low					
											-	iting this t value o			counter for	

GPTM TimerA Interval Load (GPTMTAILR)

#### Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

#### GPTM TimerB Interval Load (GPTMTBILR)

Time Time Offse	r1 base: r2 base: et 0x02C	0x4003.0 0x4003.1 0x4003.2 et 0x000 30	000 000	28	27	26	25	24	23	22	21	20	19	18	17	16		
[					1			Î.	erved		i			1	1			
_ l					L								L					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			1 1		1	1		TE	BILRL	1	1	1	ı	1	1			
Туре									R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1							1	1	1	1	1	1	1	1	1		
E	3it/Field		Nar	ne	1	уре	Rese	et D	Description									
	31:16 reserved					RO	0x000	C	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	15:0 TBILRL R/W 0xFFf							F 6	SPTM Tin	nerB Inte	erval Loa	ad Regis	ster					
							u		ртмтв	ILR. In 3	32-bit m	ode, writ			to this field and reads			

#### Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

Timer Offset	2 base: t 0x030	0x4003.0 0x4003.1 0x4003.2 set 0x000	000	16-bit mo	de) and 0	xFFFF.	FFFF (32-b	it mode)								
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ		I	1	I		1	I	TA	I MRH	1	1	1	1	I	1	'
Туре <b>L</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ		1	1	T		1	T	TA	MRL	1	1	1	1	1	1	
Туре <b>L</b>	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
eset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
В	it/Field		Na	me	٦	Гуре	Rese	et D	escriptio	n						
:	31:16		TAN	1RH	F	R/W	0xFFF		PTM Tin	nerA Ma	itch Reg	ister Hig	jh			
							(32-bit m 0x0000 ( mode	16-bit V	/hen con PTMCF PTMTAI	G registe	er, this v	alue is c	compare			
									n 16-bit n tate of <b>G</b>				0 and do	oes not h	ave an e	effect on th
	15:0		TAN	/IRL	F	R/W	0xFFF	F G	PTM Tin	nerA Ma	tch Reg	ister Lov	N			
								Ģ	/hen con PTMCF PTMTAI	G registe	er, this v	alue is c	compare			
									/hen cor etermine	•		-		•		TMTAILR
								<b>G</b> n		LR, dete f edge ev	ermines l	now mar	ny edge	events a	re counte	ith ed. The tot PTMTAILR

GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000

## Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

Time Time Time Offse	TM Tim r0 base: r1 base: r2 bas: r2 bas: r2 base: r2 bas: r2 bas: r2 bas: r2 bas: r2 bas: r2	0x4003.0 0x4003.1 0x4003.2	1000 2000	РТМТВ	MATCH	HR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		l .	1	1	1	1	T	res	erved	1	1	T	1	I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[		r	1	1	1	1	î	TE	BMRL	I	Î	1	ı	I	1		
Type         R/W         R/W <td>R/W</td> <td>R/W</td> <td>R/W</td> <td></td>														R/W	R/W	R/W	
Reset	21F -						1	1	1	1	1	1	1	1	1	1	
	Bit/Field 31:16		Na rese		-	Type RO	Rese 0x00	00 S	Description Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.							•	be
15:0 TBMRL R/W 0								FF GPTM TimerB Match Register Low									
									When configured for PWM mode, this v determines the duty cycle of the output					<b>e</b>			
								<b>(</b> r		I <b>LR</b> , dete f edge ev	ermines	how mar	ny edge	events a	re counte	ith ed. The tot <b>TMTBILF</b>	

#### Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	n n		1	•		1	1 1	rese	rved	1	r	T		1	T	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		· ·			•	1	TAF	PSR	1		•
Туре			RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	ime	7	Гуре	Reset	D	escriptic	n						
	Bit/Field Name 31:8 reserved			erved		RO	0x00	co	ompatibi	lity with f	future pi	on the va roducts, f modify-w	the value	e of a re		provide it should be
	7:0 TA		TA	PSR	I	R/W	0x00	G	PTM Tir	merA Pre	escale					
	7:0								ne regist the regi		this valu	ue on a w	vrite. A re	ead retu	rns the c	urrent value

Refer to Table 9-2 on page 167 for more details and an example.

#### Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

#### GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		, , , ,			1		rese	rved	1		1	1	1	,	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15		13	12	11	10	9	8	7			-	3	2	4	
	15	14	13	12	11	10	9	0	,	6	5	4	<u> </u>	2	<u>'</u>	0
				rese	rved							TBF	PSR	•	•	
Туре			RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	ne	٦	Гуре	Reset	D	escriptio	n						
	31:8		reser	ved		RO	0x00	CC	ompatibil	lity with f	uture pr	on the va oducts, f nodify-w	the value	e of a re		provide bit should be
	7:0 TBPS		SR	I	R/W	0x00	G	PTM Tin	nerB Pre	escale						
	7:0								ne regist this reg		this valu	ue on a w	/rite. A re	ead retu	rns the c	urrent value

Refer to Table 9-2 on page 167 for more details and an example.

### Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

events while using a prescaler.

#### GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	1	1	1 1	rese	rved	1	1	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	rese	rved	•				I	1	TAP	SMR	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	T	Гуре	Reset	: D	escriptic	n						
	31:8		rese	rved		RO	0x00	cc	ompatibi	lity with t	future pr		the value	e of a re	d bit. To eserved b	provide it should be
	7:0		TAPS	SMR	F	R/W	0x00	G	PTM Tir	nerA Pre	escale N	latch				
								Tł	nis value	e is used	alongsi	de GPTI	МТАМА	TCHR t	o detect	imer match

#### Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

#### GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				, ,	rese	erved		r	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		т т 			ſ	I	TBP	SMR	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	ne	Т	уре	Reset	D	escriptio	n						
	31:8		reser	rved		RO	0x00	C		ity with f	future pr	oducts, t	the value	e of a re	d bit. To eserved b	provide vit should b
	7:0		TBPS	SMR	F	R/W	0x00	G	PTM Tin	nerB Pre	escale N	latch				
								Т	his value	is used	alongsi	de GPTI	МТВМА	TCHR t	o detect	timer matcl

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

### Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

Timer Timer Timer Offse	TM Time r0 base: 0 r1 base: 0 r2 base: 0 t 0x048 R0, reset	x4003.00 x4003.10 x4003.20	000 000 000		e) and 0	xFFF.F	FFF (32-bit	mode)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	r	Ĩ	ï		r I	1	1 1	Т	ARH	r 1		ı	r 1	1	1	
Type Reset	RO 0	RO 1	RO 1	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	Î	1	î			1	1 1	Т	ARL	1 1		1	1	1	1	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nar	ne		Туре	Rese	t C	Descriptio	n						
	31:16		TAF	RH		RO	0xFFF (32-bit mo 0x0000 (1 mode	ode) 6-bit	SPTM Tin f the GPT SPTMCF(	MCFG is	s in a 32	2-bit mod				. If the
	15:0		TAF	RL		RO	0xFFF	FC	SPTM Tin	nerA Reg	gister Lo	w				
								e		Input Edg	ge Coui					<b>nt Register</b> , stamp from

#### Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPT	M Tim	erB (G	РТМТВ	R)												
Time Time Offse	r0 base: ( r1 base: ( r2 base: ( t 0x04C R0, rese	0x4003.1 0x4003.2	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[	ľ		1	1	ı 1	1	T	re:	served	1	1	T	1	T	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Î		1	Î	1 1	1	Î	1	BRL	I	Î	Î	1	I	Î	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
E	Bit/Field		Nai	me	٦	уре	Rese	et I	Descriptio	n						
	31:16		rese	rved		RO	0x000	(	Software s compatibi preserved	lity with	future p	roducts,	the value	e of a re		provide bit should be
	15:0		ТВ	RL		RO	0xFFF	F (	GPTM Tin	nerB						
								e		Input Ed	ge Cou					n <b>t Register</b> , stamp from

## 10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

## 10.1 Block Diagram





## 10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

## **10.3** Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

### 10.4 Register Map

Table 10-1 on page 200 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	202
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	203
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	204
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	205
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	206
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	207
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	208
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	209

Table 10-1. Watchdog Timer Register Map


Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	210
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	211
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	212
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	213
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	214
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	215
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	216
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	217
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	218
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	219
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	220
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	221

## 10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


## Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



### Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



\_

. . . . . . . . . . . .

## Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Wat	chdog	Control	(WDT	CTL)												
Offse	0x4000.0 t 0x008 R/W, res		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1	1	T		res	erved			1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	1		1	resei	rved	1	1		1			RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
E	Bit/Field															
	31:2															
	1		RES	SEN	I	R/W	0		Vatchdog <sup>-</sup> he RESE			ined as	follows:			
												incu us	ionows.			
									Value De	scriptior	1					
											Watcho	log mod	ule reset	t output.		
												U				
	0		INT	EN	I	R/W	0	V	Vatchdog	Interrup	t Enable	Э				
								٦	he INTE	N values	are def	ined as	follows:			
								,	Value De	escriptior	ı					
										errupt ev ared by		•		bit is se	t, it can c	only be
									1 Int	errupt ev	vent ena	bled. O	nce enat	oled, all	writes ar	e ignored

#### Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



### Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

#### Watchdog Raw Interrupt Status (WDTRIS)

Offse	e 0x4000. et 0x010 e RO, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r 1	T	1	rese	rved	1		T	ı 1	1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T	1	1	1	1 1	reserved	1	1		T	1 1	1	T	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	7	Гуре	Rese	t D	escriptio	'n						
	31:1		rese	rved		RO	0x00	cc	ompatibi	should n lity with f l across	uture p	roducts,	the valu	e of a re		provide bit should be
	0		WDT	RIS		RO	0	W	atchdog	Raw In	terrupt S	Status				
								G	ives the	raw inte	rrupt sta	ate (prior	to masl	king) of V	WDTIN	R.

#### Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

#### Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1		rese	erved	1	1	1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	U			U	0	0	0	0	U	0	0	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								reserved				•	I			WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	-	Гуре	Rese	t D	escriptio	n						
	31:1		resei	rved		RO	0x00	CC		ity with	future pr	oducts, t	the value	e of a re		provide bit should
	0		WDT	MIS		RO	0	V	/atchdog	Maske	d Interru	pt Status	6			
								G	ives the	masked	l interrup	ot state (	after ma	sking) o	f the WI	DTINTR

interrupt.


## Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Base Offse	0x4000 t 0x418		VDTTES	ST)													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	_
		1				1		rese	rved	1		I		1	1	-	
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	ł
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[		1	1	reserved		1	1	STALL		1		rese	rved	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO	I
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E			Na	me	7	Гуре	Rese	et Do	escriptic	n							
	31:9		rese	rved		RO	0x00	cc	ompatibi	should n lity with f l across	uture pr	oducts, t	the valu	e of a re		provide bit should	l be
	8		ST	ALL	I	R/W	0	W	atchdog	Stall Er	able						
								de	ebugger	to 1, if th , the wate d, the wa	chdog ti	mer stop	s counti	ng. Onc	e the mi	vith a crocontro	oller
	7:0		rese	rved		RO	0x00	cc	ompatibi	should n lity with f l across	uture pr	oducts, f	the valu	e of a re		provide bit should	l be

### Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).



0x0000.0001 Locked


0x0000.0000 Unlocked

## Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000



## Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000


31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 12 4 0 15 14 13 11 10 9 8 7 6 5 3 2 1 PID5 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Туре Reset Name 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID5 RO 0x00 WDT Peripheral ID Register[15:8]

## Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000



## Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000 Offset 0xFDC Type RO, reset 0x0000.0000


-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								res	erved	•	•	•		1		•	
Туре	RO 0	RO 0	RO	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	
Reset	U		0	0	0	U	U	0	0	0	U	U	U	0	0	0	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		reserved								PID7							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field			Name		٦	Type Rese		t D	Description								
31:8			reserved			RO 0x00		C	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0			PID7			RO 0x00		v	WDT Peripheral ID Register[31:24]								

# Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005



## Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018


_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved														•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved							PID1									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	
E	Bit/Field	d Name			-	Type Rese		t D	Description								
31:8			reserved			RO 0x00		С	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
7:0			PID1			RO 0x18		s v	Watchdog Peripheral ID Register[15:8]								

# Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018




# Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001




## Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 0 (WDTPCelIID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D



## Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 1 (WDTPCellID1)


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	1	I	1 1	re	served		r		1	1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	rese	rved	1					I	CI	D1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Na	me	Т	уре	Reset	ſ	Descriptio	escription						
31:8			reserved			CC		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
7:0			CID1 RO			0xF0	١	Natchdog	/atchdog PrimeCell ID Register[15:8]							

## Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 2 (WDTPCelIID2)

Waterlager Inneeen I	~
Base 0x4000.0000	
Offset 0xFF8	
Type RO, reset 0x0000.000	5




### Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1



## 11 Analog-to-Digital Converter (ADC)


An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris<sup>®</sup> ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. The ADC module contains a programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris<sup>®</sup> ADC provides the following features:

- Eight analog input channels
- Single-ended and differential-input configurations
- Internal temperature sensor
- Sample rate of one million samples/second
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
  - Controller (software)
  - Timers
  - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- An internal 3-V reference is used by the converter.

## 11.1 Block Diagram



#### Figure 11-1. ADC Module Block Diagram

## 11.2 Functional Description

The Stellaris<sup>®</sup> ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approach found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

#### 11.2.1 Sample Sequencers

The sampling control and data capture is handled by the Sample Sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 11-1 on page 223 shows the maximum number of samples that each Sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by two 4-bit nibbles in the **ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn)** and **ADC Sample Sequence Control (ADCSSCTLn)** registers, where "n" corresponds to the sequence number. The **ADCSSMUXn** nibbles select the input pin, while the **ADCSSCTLn** nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample Sequencers are enabled by setting the respective ASENn bit in the **ADC Active Sample Sequencer (ADCACTSS)** register, but can be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the Interrupt Enable (IE) bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the ADC Sample Sequence Result FIFO (ADCSSFIFOn) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the ADC Sample Sequence FIFO Status (ADCSSFSTATn) registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the ADCOSTAT and ADCUSTAT registers.

#### 11.2.2 Module Control

Outside of the Sample Sequencers, the remainder of the control logic is responsible for tasks such as interrupt generation, sequence prioritization, and trigger configuration.

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris<sup>®</sup> devices.

#### 11.2.2.1 Interrupts

The Sample Sequencers dictate the events that cause interrupts, but they don't have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signal is controlled by the state of the MASK bits in the **ADC Interrupt Mask (ADCIM)** register. Interrupt status can be viewed at two locations: the **ADC Raw Interrupt Status (ADCRIS)** register, which shows the raw status of a Sample Sequencer's interrupt signal, and the **ADC Interrupt Status and Clear (ADCISC)** register, which shows the logical AND of the **ADCRIS** register's INR bit and the **ADCIM** register's MASK bits. Interrupts are cleared by writing a 1 to the corresponding IN bit in **ADCISC**.

#### 11.2.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active Sample Sequencer units with the same priority do not provide consistent results, so software must ensure that all active Sample Sequencer units have a unique priority value.

#### 11.2.2.3 Sampling Events

Sample triggering for each Sample Sequencer is defined in the **ADC Event Multiplexer Select** (ADCEMUX) register. The external peripheral triggering sources vary by Stellaris<sup>®</sup> family member,

but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the CH bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

When using the "Always" trigger, care must be taken. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

#### 11.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 241). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

#### 11.2.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input. An internal 3 V reference is used by the converter resulting in sample values ranging from 0x000 at 0 V input to 0x3FF at 3 V input when in single-ended input mode.

#### 11.2.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the **D** bit (in the **ADCSSCTL0** register) in a step's configuration nibble.

When a sequence step is configured for differential sampling, its corresponding value in the **ADCSSMUX** register must be set to one of the four differential pairs, numbered 0-3. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 11-2 on page 225). The ADC does not support other differential pairings such as analog input 0 with analog input 3. The number of differential pairs supported is dependent on the number of analog inputs (see Table 11-2 on page 225).

Table 11-2. Differential	Sampling Pairs
--------------------------	----------------

<b>Differential Pair</b>	Analog Inputs
0	0 and 1
1	2 and 3
2	4 and 5
3	6 and 7

The voltage sampled in differential mode is the difference between the odd and even channels:

 $\Delta V$  (differential voltage) = V<sub>IN EVEN</sub> (even channels) – V<sub>IN ODD</sub> (odd channels), therefore:

- If  $\Delta V = 0$ , then the conversion result = 0x1FF
- If  $\Delta V > 0$ , then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If  $\Delta V < 0$ , then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of  $\pm$  1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 11-2 on page 226 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 11-3 on page 226 shows an example where the negative input is centered at -0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V since the input voltage is less than 0 V. Figure 11-4 on page 227 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.




Figure 11-2. Differential Sampling Range, V<sub>IN ODD</sub> = 1.5 V

Figure 11-3. Differential Sampling Range, V<sub>IN ODD</sub> = 0.75 V





Figure 11-4. Differential Sampling Range, V<sub>IN\_ODD</sub> = 2.25 V



#### 11.2.6 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 254).


#### 11.2.7 Internal Temperature Sensor

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 11-5 on page 227.

#### Figure 11-5. Internal Temperature Sensor Characteristic



## 11.3 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

#### 11.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the Sample Sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the **RCGC1** register (see page 93).
- 2. If required by the application, reconfigure the Sample Sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

#### **11.3.2** Sample Sequencer Configuration

Configuration of the Sample Sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each Sample Sequencer should be as follows:

- Ensure that the Sample Sequencer is disabled by writing a 0 to the corresponding ASEN bit in the ADCACTSS register. Programming of the Sample Sequencers is allowed without having them enabled. Disabling the Sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the Sample Sequencer in the **ADCEMUX** register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.
- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the ADCIM register.
- 6. Enable the Sample Sequencer logic by writing a 1 to the corresponding ASEN bit in the ADCACTSS register.

## 11.4 Register Map

Table 11-3 on page 228 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

Table 11-	3. ADC Re	egister Ma	p	

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	230

Offset	Name	Туре	Reset	Description	See page
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	231
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	232
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	233
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	234
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	235
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	238
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	239
0x028	ADCPSSI	WO	-	ADC Processor Sample Sequence Initiate	240
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	241
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	242
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	244
0x048	ADCSSFIF00	RO	0x0000.0000	ADC Sample Sequence Result FIFO 0	247
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	248
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	249
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	250
0x068	ADCSSFIF01	RO	0x0000.0000	ADC Sample Sequence Result FIFO 1	247
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	248
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	249
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	250
0x088	ADCSSFIF02	RO	0x0000.0000	ADC Sample Sequence Result FIFO 2	247
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	248
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	252
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	253
0x0A8	ADCSSFIF03	RO	0x0000.0000	ADC Sample Sequence Result FIFO 3	247
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	248
0x100	ADCTMLB	R/W	0x0000.0000	ADC Test Mode Loopback	254

## 11.5 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

### Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the Sample Sequencers. Each Sample Sequencer can be enabled/disabled independently.

#### ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
reserved																		
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO		
Reset																0		
I	15 T	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							rved						ASEN3	ASEN2	ASEN1	ASEN0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
E	Bit/Field		Nai	me	Т	уре	Reset	I	Descriptio	n								
	31:4		rese	rved	ł	20	0x00		Software s									
									compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
	3		ASE	-N3	F	R/W	0		ADC SS3 Enable									
	5		, locito				0		Specifies whether Sample Sequencer 3 is enabled. If set, the sample									
									Specifies sequence		-							
									inactive.									
	2		ASE	N2	F	R/W	0		ADC SS2	Enable								
	2		7101	-142	•		Ŭ								16			
									Specifies whether Sample Sequencer 2 is enabled. If se sequence logic for Sequencer 2 is active. Otherwise, the									
									inactive.	-0					-,			
	1		ASE	-N1	F	R/W	0		ADC SS1 Enable									
			7101				Ŭ											
									Specifies whether Sample Sequencer 1 is enabled. If set, the sample sequence logic for Sequencer 1 is active. Otherwise, the Sequencer									
									inactive.									
	0		ASE	EN0	F	R/W	0	ADC SS0 Enable										
	č		,.01				Ŭ				Somela	Soque		opoblod	lf oot 4	ho como		
									Specifies sequence		•				-	•		
									ocquerice	iogic IO	Jucquei	1001 0 13	active.		, uio 0	equencer		

inactive.

## Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each Sample Sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

#### ADC Raw Interrupt Status (ADCRIS)

Base 0x4003.8000 Offset 0x004 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	•		1		re	served	•				1	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					1	rese	erved						INR3	INR2	INR1	INR0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	0	0	0	0	0	0	0	Ū	0	0	0	0	U	0	0	0	
F	Bit/Field Name Type Reset																
Ľ			ING		1	ype	Rese	L	Descriptio	11							
	31:4		rese	rved		RO	0x00		Software							•	
									compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
	3		IN	R3		RO	0		SS3 Raw Interrupt Status								
																CTL3 IE	
								has completed conversion. This bit is cleare						ed by writing a 1 to the			
									ADCISC IN3 bit.								
	2		INR2 RO				0		SS2 Raw Interrupt Status								
									Set by har	dware v	vhen a sa	ample w	ith its res	spective	ADCSS	CTL2 IE	
								has completed conversion. This bit is cleared by writing a 1 to the									
									ADCISC	EN2 bit.							
	1		IN	R1		RO	0		SS1 Raw	Interrup	t Status						
								:	Set by har	dware v	vhen a sa	ample w	ith its rea	spective	ADCSS	CTL1 TE	
									Set by hardware when a sample with its respective <b>ADCSSCTL1</b> IE thas completed conversion. This bit is cleared by writing a 1 to the								
									ADCISC IN1 bit.								
	0		INR0 RO 0				:	SS0 Raw Interrupt Status									
								:	Set by hardware when a sample with its respective ADCSSCTL0 I								
									has comp	leted co	nversion	. This bi	it is clea	red by w	riting a	1 to the	

has completed conversion. This bit is cleared by writing a 1 to the **ADCISC** IN0 bit.

#### Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the Sample Sequencer raw interrupt signals are promoted to controller interrupts. The raw interrupt signal for each Sample Sequencer can be masked independently.

ADC	Interr	upt Ma	sk (ADC	CIM)												
Base Offse	0x4003. t 0x008	•		,												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								re	served			•	1	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•			res	erved				•		MASK3	MASK2	MASK1	MASK0
Туре	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO	RO	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W
Reset	0	0	0	0	0	0	U	0	0	0	U	0	U	0	0	0
-	:t/[:].el		Na		-		Deee			-						
В	it/Field		Nai	me	I	уре	Rese	t	Descriptio	n						
	31:4		rese	rved		RO	0x00		Software s compatibil preserved	ity with f	future pr	oducts,	the value	e of a re		provide bit should be
	3		MAS	21/3		R/W	0		SS3 Interr	unt Mae	k					
	5		MA	51(5	ſ	~~~	U		Specifies ADCRIS	whether register	the raw	t) is pro	moted to	a contro	oller inte	quencer 3 rrupt. If set, . Otherwise
	2		MAS	SK2	F	R/W	0		SS2 Interr	upt Mas	k					
									ADCRIS	register	INR2 bi	t) is pro	moted to	a contro	oller inte	quencer 2 rrupt. If set, . Otherwise
	1		MAS	SK1	F	R/W	0		SS1 Interr	upt Mas	k					
									ADCRIS	register	INR1 bi	t) is pro	moted to	a contro	oller inte	quencer 1 rrupt. If set, . Otherwise
	0		MAS	SK0	F	R/W	0		SS0 Interr	upt Mas	k					
									ADCRIS	register	INRO bi	t) is pro	moted to	a contro	oller inte	quencer 0 rrupt. If set, . Otherwise

## **Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C**

This register provides the mechanism for clearing interrupt conditions, and shows the status of controller interrupts generated by the Sample Sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Interrupts are cleared by writing a 1 to the corresponding bit position. If software is polling the **ADCRIS** instead of generating interrupts, the INR bits are still cleared via the **ADCISC** register, even if the IN bit is not set.

	t 0x00C R/W1C,	reset 0x0	0000.0000	)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								re	served							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	rved						IN3	IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
E	Bit/Field		Nar	ne	r	уре	Reset	t I	Descriptio	n						
	31:4		reser	ved		RO	0x00		Software s compatibil preserved	ity with f	uture pr	oducts,	the value	e of a re		
	3		IN	3	R	W1C	0	:	SS3 Interr	upt Stat	us and (	Clear				
								I	This bit is providing a a 1, and a	a level-b	ased int	errupt to				
	2		IN	2	R	W1C	0	;	SS2 Interr	upt Stat	us and (	Clear				
								I	This bit is providing a a 1, and a	a level b	ased inte	errupt to				
	1		IN	1	R	W1C	0	:	SS1 Interr	upt Stat	us and (	Clear				
								I	This bit is providing a a 1, and a	a level b	ased inte	errupt to				
	0		IN	0	R	W1C	0	:	SS0 Interr	upt Stat	us and (	Clear				
								I	This bit is providing a a 1, and a	a level b	ased inte	errupt to				

ADC Interrupt Status and Clear (ADCISC) Base 0x4003.8000 Offset 0x00C

June 04, 2008

## Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the Sample Sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

#### ADC Overflow Status (ADCOSTAT)

Base 0x4003.8000 Offset 0x010 Type R/W1C, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					re	served		•	1			•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	15	14	13			1	erved	0	· · ·		1	4	OV3	0V2	OV1	010
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_	_	-									
E	Bit/Field		Nar	ne	7	Гуре	Rese	t	Descriptio	n						
	31:4		resei	rved		RO	0x00		Software s							
									compatibil preserved						served b	it should be
	3		٥١	12	Б	/W1C	0		SS3 FIFO	Overfle		·				
	3		01	13	R.		0						0	0	0.6	- 1-14
									This bit sp overflow c							
																ped and this
									bit is clear	-				Tence of	uioppe	d data. This
	2		0\	12	R	/W1C	0		SS2 FIFO	Overflo	\ <b>A</b> /					
	-		0.		10	WI0	Ū		This bit sp				Sample	Sequer	oor 2 ha	e hit an
									overflow c	ondition	where t	he FIFC	) is full a	nd a wri	te was r	equested.
																ped and this d data. This
									bit is clear				10 00001		aroppo	
	1		0\	/1	R	/W1C	0		SS1 FIFO	Overflo	w					
									This bit sp							
									overflow c When an c							equested. ped and this
									bit is set b	y hardw	are to in	dicate tl				d data. This
									bit is clear	ed by w	riting a 1	l.				
	0		0\	/0	R	/W1C	0		SS0 FIFO	Overflo	w					
									This bit sp							
									overflow c When an c							equested. ped and this
									bit is set b	y hardw	are to in	dicate tl				d data. This
									bit is clear	ed by w	riting a 1	۱.				

## Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each Sample Sequencer. Each Sample Sequencer can be configured with a unique trigger source.

#### ADC Event Multiplexer Select (ADCEMUX)

Base 0x4003.8000 Offset 0x014 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	erved			1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	15		M3	12		1	у И2	0	, 	E	· · · · ·	1	3	1	1 M0	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	-	Гуре	Reset	t D	escripti	on						
	31:16		resei	rved		RO	0x00			should n						
										ility with f d across					served b	oit should b
	15:12		EN	//3		R/W	0x00		-	ger Selec						
								TI	his field	selects t	he trigg	er source	e for Sar	nple Se	quencer	3.
								TI	he valid	configura	ations fo	or this fie	ld are:			
								V	/alue	Event						
								0	x0	Controlle	er (defa	ult)				
								0	x1	Reserve	d					
								0	x2	Reserve	d					
								0	x3	Reserve	d					
								0	x4	External	(GPIO	PB4)				
									x5	Timer						
									x6	Reserve						
									х7	Reserve						
									x8	Reserve						
										reserved						
								0	xF	Always	(continu	ously sa	mple)			

Bit/Field	Name	Туре	Reset	Descripti	on
11:8	EM2	R/W	0x00	SS2 Trig	ger Select
				This field	selects the trigger source for Sample Sequencer 2.
				The valid	configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Reserved
				0x2	Reserved
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
				0x6	Reserved
				0x7	Reserved
				0x8	Reserved
					reserved
				0xF	Always (continuously sample)
7:4	EM1	R/W	0x00	SS1 Trig	ger Select
				This field	selects the trigger source for Sample Sequencer 1.
				The valid	configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Reserved
				0x2	Reserved
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
				0x6	Reserved
				0x7	Reserved
				0x8	Reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)

Bit/Field	Name	Туре	Reset	Descripti	on
3:0	EM0	R/W	0x00	SS0 Trig	ger Select
				This field	selects the trigger source for Sample Sequencer 0.
				The valid	configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Reserved
				0x2	Reserved
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
				0x6	Reserved
				0x7	Reserved
				0x8	Reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)

### **Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018**

This register indicates underflow conditions in the Sample Sequencer FIFOs. The corresponding underflow condition can be cleared by writing a 1 to the relevant bit position.

Base Offse	e 0x4003. et 0x018	8000	tatus (A		TAT)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								res	served							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1	ſ	1	rese	rved		1	l	1	ľ	UV3	UV2	UV1	UV0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	٦	Гуре	Reset	[	Descriptio	n						
	31:4		rese	rved		RO	0x00	C	Software s compatibil preserved	ity with f	future pr	oducts,	the value	e of a res		
	3		U١	/3	R	/W1C	0	ę	SS3 FIFO	Underfl	ow					
								l -	This bit sp underflow The proble eturned.	conditio ematic re	n where ead does	the FIFO s not mo	D is emp ove the F	ty and a	read wa	s request
	2		U١	/2	R	/W1C	0	ę	SS2 FIFO	Underfl	ow					
								l -	This bit sp underflow The proble eturned.	conditio ematic re	n where ead doe:	the FIFC s not mo	C is emp ove the F	ty and a	read was	s request
	1		U١	/1	R	/W1C	0	ę	SS1 FIFO	Underfl	ow					
								l -	This bit sp underflow The proble returned.	conditio ematic re	n where ead does	the FIFC s not mo	D is emp ove the F	ty and a	read was	s request
	0		U١	/0	R	/W1C	0	3	SS0 FIFO	Underfl	ow					
								ι	This bit sp underflow The proble	conditio ematic re	n where	the FIF( s not mo	D is emp ove the F	ty and a	read wa	s request

returned. This bit is cleared by writing a 1.

## **Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020**

This register sets the priority for each of the Sample Sequencers. Out of reset, Sequencer 0 has the highest priority, and sample sequence 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority or the ADC behavior is inconsistent.

Offse	0x4003. t 0x020 R/W, res	8000 set 0x000	0.3210													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1			1	1	1	rese	erved	1	1		1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	erved	SS	53	rese	rved	S	S2	rese	erved	S	S1	rese	rved	S	50
Type Reset	RO 0	RO 0	R/W 1	R/W 1	RO 0	RO 0	R/W 1	R/W 0	RO 0	RO 0	R/W 0	R/W 1	RO 0	RO 0	R/W 0	R/W 0
E	Bit/Field		Nar	me	Т	уре	Rese	et D	escriptio	n						
	31:14		reser	rved		RO	0x00	C	oftware s ompatibi reserved	lity with f	future pr	oducts, t	the value	e of a re		provide it should be
	13:12		SS	33	F	R/W	0x3	S	S3 Prior	ity						
								e a u	ncoding nd 3 is lo	of Samp owest. Th napped.	le Seque	encer 3. ies assig	A priorit gned to t	y encod the Sequ	ing of 0 uencers	s the priority is highest must be more fields
	11:10		reser	rved		RO	0x0	C	oftware s ompatibi reserved	lity with f	future pr	oducts, t	the value	e of a re		provide it should be
	9:8		SS	62	F	R/W	0x2	S	S2 Prior	ity						
									he SS2 fi ncoding			-	coded va	llue that	specifies	s the priority
	7:6		reser	rved		RO	0x0	C	oftware s ompatibi reserved	lity with f	future pr	oducts, t	the value	e of a re		provide it should be
	5:4		SS	61	F	R/W	0x1	S	S1 Prior	ity						
									he ss1 fi ncoding			-		lue that	specifies	s the priority
	3:2		reser	rved		RO	0x0	C	oftware s ompatibi reserved	lity with f	future pr	oducts, t	the value	e of a re		provide it should be
	1:0		SS	60	F	R/W	0x0	S	S0 Prior	ity						
									he ss0 fi ncoding					llue that	specifies	s the priority

#### ADC Sample Sequencer Priority (ADCSSPRI) Base 0x4003.8000

### Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the Sample Sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

ADC Processor Sample Sequence Initiate (ADCPSSI)

Base 0x4003.8000
Offset 0x028

Type WO, reset -

71	-,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	•			•		•	•	res	erved	•		•		•	•	
Type	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset				-	-	-		-	-	-	-	-	-	-	-	-
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					I		erved						SS3	SS2	SS1	SS0
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
E	Bit/Field		Nai	me	٦	Гуре	Rese	t D	escriptio	n						
	21.4			nuad	,			<u> </u>	offwara	-	ot roly o	n tha va	luc of o		d hit To	provide
	31:4		rese	rveu		WO	-		oftware : ompatibi							provide bit should
									reserved							
	3		SS	63	,	WO	-	S	S3 Initia	te						
									only a wr		ftware is	valid: a	read of	the reai	stor rotu	rns no
																d on Sam
										er 3, assi	uming th	e Seque	encer is	enabled	in the A	DCACTS
								Te	egister.							
	2		SS	62		WO	-	S	S2 Initia	te						
									only a wr							
																d on Sam
									egister.	, 2, uso	annig u	e ocqu		chablea		DOADIC
	1		SS	21	,	WO	_	9	S1 Initia	to						
	•		00	51				-			<b>6</b>			41		
									only a wri neaningfu							rns no d on Sam
								S	equence							DCACTS
								re	egister.							
	0		SS	60	,	WO	-	S	S0 Initia	te						
								С	only a wr	ite by so	ftware is	valid; a	read of	the regi	ster retu	rns no
								n	neaningfu	ul data. V	Vhen set	by softw	vare, sar	npling is	triggeree	d on Sam
									equence egister.	er u, assi	uming th	e Seque	encer is	enabled	in the A	DCACTS
									3.0.0							

## Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from  $2^{AVG}$  consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

	31	30	0.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1	50	23	20	1	20	1 1	reserve	1	LL	21		15		· · · ·	10
e L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
et	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-						reserved	, i							AVG	•
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
E	it/Field		Nai	me	Т	уре	Reset	Des	scriptior	ı						
	31:3		rese	rved		RO	0x00					n the val				provide it should
	2:0		AV	′G	F	R/W	0x0	pres Hare Spe sam	dware / cifies th ples. T	Averagi ne amou he AVG	a read-r ng Cont unt of ha field ca	nodify-w	rite oper averagin value b	ation. g that wi	ill be app	blied to A
	2:0		AV	'G	F	R/W	0x0	pres Hard Spe sam valu	dware / cifies th ples. T	Averagi ne amou he AVG creates	a read-r ng Cont unt of ha field ca unpredi	nodify-wi rol irdware a n be any	rite oper averagin value b	ation. g that wi	ill be app	blied to A
	2:0		AV	′G	F	R/W	0x0	pres Hard Spe sam valu	dware / ecifies th ples. T ue of 7 d ue Des	Averagi ne amou the AVG creates scriptior	a read-r ng Cont unt of ha field ca unpredi	nodify-wi rol irdware a n be any	rite oper averagin value b sults.	ation. g that wi	ill be app	blied to A
	2:0		AV	'G	F	R/W	0x0	pres Hard Spe sam valu Valu	dware / ecifies th pples. T ue of 7 d ue Des	Averagi he amou he AvG creates scription hardwa	a read-r ng Cont unt of ha field ca unpredi n re overs	nodify-wi rol Irdware a n be any ctable re	rite oper averagin value b sults.	ation. g that wi	ill be app	blied to A
	2:0		AV	ſĠ	F	R/W	0x0	pres Har Spe sam valu Valu 0x0	dware / ccifies th nples. T ue of 7 d ue Des ) No I 2x I	Averagi he amou he AvG creates scription hardwa	a read-r ng Cont unt of ha field ca unpredi n re overs	nodify-wi rol n be any ctable re sampling	rite oper averagin value b sults.	ation. g that wi	ill be app	blied to A
	2:0		AV	′G	F	R/W	0x0	pres Harr Spe sam valu Valu 0x0 0x0	dware / ecifies th nples. T ue of 7 d ue Des ) No I 2x I 2 4x I	Averagi he amou he Avor creates scription hardwa hardwa	a read-r ng Cont unt of ha field ca unpredi n re overs re overs re overs	nodify-wi rol rdware a n be any ctable re sampling ampling	rite oper averagin value b sults.	ation. g that wi	ill be app	blied to A
	2:0		AV	'G	F	R/W	0x0	pres Harv Spe sam valu Valu 0x0 0x1 0x2	dware / ecifies th pples. T ue of 7 d ue Des ) No 1 2x h 2 4x h 3 8x h	Averagi he amou he Averagi creates scriptior hardwa hardwa hardwa	a read-r ng Cont nunt of ha field ca unpredi n re overs re overs re overs re overs	nodify-wi rol rdware a n be any ctable re sampling ampling ampling	rite oper averagin v value b sults.	ation. g that wi	ill be app	blied to A
	2:0		AV	ſĠ	F	R/W	0x0	pres Harr Spe sam valu Valu 0x0 0x1 0x2 0x3	dware / ccifies th nples. T ue of 7 ( ue Des ) No 1 2x f 2 4x f 3 8x f 3 8x f 4 16x	Averagi he amou he AvG creates scription hardwa hardwa hardwa creates	a read-r ng Cont field ca unpredi n re overs re overs re overs are overs are overs	nodify-wi rol rdware a n be any ctable re sampling ampling ampling ampling	rite oper averagin v value b sults.	ation. g that wi	ill be app	blied to A
	2:0		AV	'G	F	R/W	0x0	pres Harv Spe sam valu Valu 0x0 0x1 0x2 0x3 0x4	dware / ecifies th nples. T ue of 7 d ue Des 0 No 1 2x l 2 4x l 3 8x l 4 16x 5 32x	Averagi he amou he AVG creates scriptior hardwa hardwa hardwa c hardwa	a read-r ng Cont field ca unpredi n re overs re overs re overs are over are over	nodify-wi rol rdware a n be any ctable re sampling ampling ampling sampling	rite oper averagin value b sults.	ation. g that wi	ill be app	blied to A

ADC Sample Averaging Control (ADCSAC)

#### Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0.

This register is 32-bits wide and contains information for eight possible samples.

#### ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

Base 0x4003.8000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		MUX7		reserved	20	MUX6	27	reserved		MUX5	20	reserved	10	MUX4	
Туре	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		MUX3		reserved		MUX2		reserved		MUX1		reserved		MUX0	
Туре	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
							_	_								
E	Bit/Field		Nar	ne	T	уре	Rese	t D	escription)	n						
	31		reser	rved	F	RO	0	s	oftware s	hould n	ot rely o	n the va	alue of a r	eserve	d bit. To p	orovide
									•		•	-			served b	it should be
								р	reserved	across	a read-m	nodify-w	rite opera	ation.		
	30:28		MU	X7	F	R/W	0	8	th Sample	e Input	Select					
								т	he MUX7	field is u	ised durii	ng the e	ighth sam	ple of a	sequend	e executed
								W	ith the Sa	ample S	equence	er. It spe	cifies wh	ich of th	ne analog	g inputs is
									•		-	-				re indicates
									DC1.	ponuing	pin, ior	exampl	e, a value		dicates t	he input is
	27		reser	rved	F	20	0		oftware s		,					provide it should be
									reserved		•	-			serveu b	
					_							,	•			
	26:24		MU	X6	F	R/W	0	7	th Sample	e Input	Select					
									he MUX6							
									xecuted v							f the analog
												-	-			
	23		reser	rved	F	20	0		oftware s							
									ompatibil reserved						served b	it should be
								٩								
	22:20		MU	X5	F	R/W	0	6	th Sample	e Input	Select					
																e executed
									/ith the Sa ampled fo						the anal	og inputs is
								5	ampied it	n uie al	iai0y-i0-	uigital C	JUNVEISIO	11.		
	19		reser	rved	F	RO	0		oftware s		-					
									•		•				served b	it should be
								р	reserved	aci 055	a reau-fi	iouiry-w	me opera	au011.		

Bit/Field	Name	Туре	Reset	Description
18:16	MUX4	R/W	0	5th Sample Input Select
				The MUX4 field is used during the fifth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:12	MUX3	R/W	0	4th Sample Input Select
				The MUX3 field is used during the fourth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:8	MUX2	R/W	0	3rd Sample Input Select
				The MUX2 field is used during the third sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	MUX1	R/W	0	2nd Sample Input Select
				The MUX1 field is used during the second sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	MUX0	R/W	0	1st Sample Input Select
				The MUX0 field is used during the first sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.

### Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 0. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between.

This register is 32-bits wide and contains information for eight possible samples.

#### Base 0x4003.8000 Offset 0x044 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 TS7 IE7 END7 D7 TS6 IE6 END6 D6 TS5 IE5 END5 D5 TS4 IE4 END4 D4 R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 END3 TS2 END2 END1 END0 TS3 IE3 D3 IF2 D2 TS1 IE1 D1 TS0 IE0 D0 R/W Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description R/W 31 TS7 0 8th Sample Temp Sensor Select The TS7 bit is used during the eighth sample of the sample sequence and specifies the input source of the sample. If set, the temperature sensor is read. Otherwise, the input pin specified by the ADCSSMUX register is read. 30 IE7 R/W 0 8th Sample Interrupt Enable The IE7 bit is used during the eighth sample of the sample sequence and specifies whether the raw interrupt signal (INR0 bit) is asserted at the end of the sample's conversion. If the MASKO bit in the ADCIM register is set, the interrupt is promoted to a controller-level interrupt. When this bit is set, the raw interrupt is asserted, otherwise it is not. It is legal to have multiple samples within a sequence generate interrupts. 29 END7 R/W 0 8th Sample is End of Sequence The END7 bit indicates that this is the last sample of the sequence. It is possible to end the sequence on any sample position. Samples defined after the sample containing a set END are not requested for conversion even though the fields may be non-zero. It is required that software write the END bit somewhere within the sequence. (Sample Sequencer 3, which only has a single sample in the sequence, is hardwired to have the ENDO bit set.) Setting this bit indicates that this sample is the last in the sequence. D7 R/W 28 0 8th Sample Diff Input Select The D7 bit indicates that the analog input is to be differentially sampled. The corresponding ADCSSMUXx nibble must be set to the pair number "i", where the paired inputs are "2i and 2i+1". The temperature sensor does not have a differential option. When set, the analog inputs are differentially sampled. TS6 7th Sample Temp Sensor Select 27 R/W 0 Same definition as TS7 but used during the seventh sample.

#### ADC Sample Sequence Control 0 (ADCSSCTL0)

Bit/Field	Name	Туре	Reset	Description
26	IE6	R/W	0	7th Sample Interrupt Enable Same definition as $IE7$ but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select Same definition as D7 but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select Same definition as TS7 but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select Same definition as D7 but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable Same definition as $IE7$ but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence Same definition as END7 but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select Same definition as D7 but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select Same definition as TS7 but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample.

Bit/Field	Name	Туре	Reset	Description
10	IE2	R/W	0	3rd Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select
				Same definition as ${\ensuremath{\mathbb D}} 7$ but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as $\ensuremath{{\tt TS7}}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as $D7$ but used during the first sample.

## Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

This register contains the conversion results for samples collected with the Sample Sequencer (the **ADCSSFIF00** register is used for Sample Sequencer 0, **ADCSSFIF01** for Sequencer 1, **ADCSSFIF02** for Sequencer 2, and **ADCSSFIF03** for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0) Base 0x4003.8000 Offset 0x048

Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		•	1		1		res	erved		1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	T		rese	rved	1	1			1 1 1		DA	TA	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name			٦	Гуре	Reset	t C	Descriptio	n							
31:10 reserved				RO	0x00	c	Software should not rely on the value of compatibility with future products, the va preserved across a read-modify-write o					e of a re		•		
	9:0		DA	TA		RO	0x00	C	Conversio	n Resul	t Data					

## Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

## Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

## Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the Sample Sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIF0, **ADCSSFSTAT1** on FIFO1, **ADCSSFSTAT2** on FIFO2, and **ADCSSFSTAT3** on FIFO3.

#### ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000 Offset 0x04C

Offset 0x04C Type RO, reset 0x0000.0100

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, 100		0.00																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		i i		ſ		1 1		re	served	I	i –	1		1	r	r			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
									_		_								
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		reserved		FULL		reserved		EMPTY	/	HF	PTR	•		TF	PTR				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0			
E	Bit/Field	l	Na	me		Туре	Rese	Descriptic	n										
	31:13		rese	rved		RO	0x00		Software							•			
									compatibility with future products, the value of a reserved bit should be										
preserved across a read-modify-write operation.																			
	12 FULL				RO	0	F	FIFO Full											
									• • •										
								١	When set	, indicate	es that t	he FIFO	is currer	ntly full.					
	11:9		rese	nucl		RO	0x00		Software	should n	ot roly o	n tho va	luo of a	rocorvor	d hit To	nrovido			
	11.9		1636	Iveu		RΟ	0,00		compatibi							•			
									preserved							in Should			
								ł		1 0010000	a icau-i	nouny-w	nie opei	ation					
	8		EM	ΡTY		RO	1	F	FIFO Empty										
								١	Nhen set	indicate	ae that t		ie curror	ntly omn	tv				
								,	1111011 301	, muicale	so inal l		is currer	iny emp	ty.				
	7:4		HP	TR		RO	0x00	) I	FIFO Hea	d Pointe	er								
									This field				id" pointe	er index	tor the F	IFO, tha			
								t	he next e	entry to b	e writtei	n.							
	3:0 TPTR RO					RO	0x00	) (	FIFO Tail	Pointer									
	0.0						0,00												
									This field contains the current "tail" pointer index for the FIFO, that is,										
								t	he next e	entry to b	e read.								

# Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

## Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 242 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

Base 0x4003.8000

Offset 0x060 Type R/W, reset 0x0000.0000

31         30         29         28         27         28         25         24         23         22         21         20         19         18         17         16           Type         R0	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,																		
Type       RO       <		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
Reset       0 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>res</td> <td>served</td> <td></td> <td></td> <td></td> <td>· ·</td> <td></td> <td>•</td> <td></td>									res	served				· ·		•				
15       14       13       12       11       10       9       8       7       6       5       4       3       2       1       0         Type Reset       R0       RW	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
reserved         MUX3         reserved         MUX1         reserved         MUX1         reserved         MUX1         reserved         MUX1         reserved         MUX0           Type         RO         RW	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Type ResetRO 0RW 0RW 		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Reset00										reserved				reserved						
Bit/FieldNameTypeResetDescription31:15reservedRO0x00Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.14:12MUX3R/W04th Sample Input Select11reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit should preserved across a read-modify-write operation.10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide preserved across a read-modify-write operation.																				
31:15       reserved       RO       0x00       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.         14:12       MUX3       R/W       0       4th Sample Input Select         11       reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.         10:8       MUX2       R/W       0       3rd Sample Input Select         7       reserved       RO       0       Software should not rely on the value of a reserved bit should preserved across a read-modify-write operation.         10:8       MUX2       R/W       0       3rd Sample Input Select         7       reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.         6:4       MUX1       R/W       0       2nd Sample Input Select         3       reserved       RO       0       Software should not rely on the value of a reserved bit should preserved across a read-modify-write operation.         6:4       MUX1       R/W       0       2nd Sample Input Select         3 <td>Reset</td> <td>U</td> <td>0</td> <td>U</td> <td>0</td> <td>0</td> <td>U</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>U</td> <td>U</td> <td>0</td> <td>U</td> <td>0</td> <td>U</td>	Reset	U	0	U	0	0	U	0	0	0	0	U	U	0	U	0	U			
31:15       reserved       RO       0x00       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.         14:12       MUX3       R/W       0       4th Sample Input Select         11       reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.         10:8       MUX2       R/W       0       3rd Sample Input Select         7       reserved       RO       0       Software should not rely on the value of a reserved bit should preserved across a read-modify-write operation.         10:8       MUX2       R/W       0       3rd Sample Input Select         7       reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.         6:4       MUX1       R/W       0       2nd Sample Input Select         3       reserved       RO       0       Software should not rely on the value of a reserved bit should preserved across a read-modify-write operation.         6:4       MUX1       R/W       0       2nd Sample Input Select         3 <td>r</td> <td></td> <td></td> <td>Non</td> <td>~~</td> <td>т</td> <td></td> <td>Dece</td> <td>4 г</td> <td>Description</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	r			Non	~~	т		Dece	4 г	Description										
14:12MUX3R/W04th Sample Input Select11reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit should preserved across a read-modify-write operation.10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.	Ľ	Bit/Field		Nan	ne	I.	ype	Rese	ίĹ	Jescription	n									
14:12MUX3R/W04th Sample Input Select11reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit should preserved across a read-modify-write operation.		31:15		reser	ved	F	RO	0x00	S	Software s	hould r	not rely o	n the va	lue of a r	eserve	d bit. To	provide			
14:12MUX3R/W04th Sample Input Select11reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									C	compatibility with future products, the value of a reserved bit should be										
11reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.	preserved across a read-modify-w												rite opera	ation.						
11reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.		11.12		MU	¥3	E	<u>م</u> ر	0		Ith Sample	o Innut	Solact								
compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.		14.12		10107	~5			0	_	rin Sampi	e input	Select								
10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit should preserved across a read-modify-write operation.		11		reser	ved	F	RO	0	5	Software s	hould r	not rely o	n the va	alue of a r	eserve	d bit. To	provide			
10:8MUX2R/W03rd Sample Input Select7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										-	-	•				served b	it should			
7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									þ	preserved	across	a read-n	nodify-w	rite opera	ation.					
7reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should in preserved across a read-modify-write operation.6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should in preserved across a read-modify-write operation.		10.8		MU	X2	F	2/W	0		3rd Sample Input Select										
6:4MUX1R/W02nd Sample Input Select3reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit. To provide preserved across a read-modify-write operation.		10.0		wie,				0		na oampi	F - F									
6:4       MUX1       R/W       0       2nd Sample Input Select         3       reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.		7		reser	ved	F	20	0		Software should not rely on the value of a reserved bit. To provi										
6:4       MUX1       R/W       0       2nd Sample Input Select         3       reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										-	-	•				served b	it should			
3 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									k	preserved	across	a read-n	nodify-w	rite opera	ation.					
3 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.		6:4 MUX1 R/W 0									le Input	Select								
compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										·	•									
preserved across a read-modify-write operation.		3		reser	ved	F	RO	0												
																served b	it should			
2:0 MUX0 R/W 0 1st Sample Input Select									4	neseiveu	aci 055	a reau-li	iouny-w	inte opera	au011.					
		2:0		MUX	X0	F	R/W	0	1	Ist Sample	e Input	Select								

## Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 16-bits wide and contains information for four possible samples. See the **ADCSSCTL0** register on page 244 for detailed bit descriptions.

ADC Sample Sequence Control 1 (ADCSSCTL1)

Base 0x4003.8000

Offset 0x064 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
						•		rese	erved		•								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Resei																			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
_	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0			
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
E	Bit/Field		Nai	me	Г	уре	Rese	t D	Description										
	31:16		rese	rved		RO	0x00	) s	Software should not rely on the value of a reserved bit. To provide										
	01.10		1000	vea		NO	0,00	C	ompatibil	ity with	future pr	oducts, t	the value	e of a re		it should			
								рі	preserved across a read-modify-write operation.										
	15 TS3 R/W 0									4th Sample Temp Sensor Select									
								S	ame defi	inition as	s TS7 bu	t used d	luring the	e fourth	sample.				
14 IE3 R/W 0											unt Einich	1.	-						
	14		IE	3	ł	R/W	0		th Sampl		•								
								S	ame defi	nition as	SIE7 bu	t used d	luring the	e fourth	sample.				
	13		EN	D3	F	R/W	0	41	th Sampl	e is Enc	l of Sequ	lence							
								S	Same definition as END7 but used during the fourth sample.										
	12		D	3	F	R/W	0	4	4th Sample Diff Input Select										
	12		D	0			Ŭ		Same definition as $D7$ but used during the fourth sample.										
								0											
	11		TS	62	F	R/W	0	31	3rd Sample Temp Sensor Select										
								S	Same definition as ${\tt TS7}$ but used during the third sample.										
	10 IE2 R/W								3rd Sample Interrupt Enable										
													lurina the	e third s	ample.				
					_				Same definition as IE7 but used during the third sample.										
	9		EN	D2	F	R/W	0		rd Samp										
								S	Same definition as END7 but used during the third sample.										
	8		D	2	F	R/W	0	31	3rd Sample Diff Input Select										
								S	ame defi	nition as	s D7 but	used du	ring the	third sa	mple.				
													-						

#### LM3S628 Microcontroller

Bit/Field	Name	Туре	Reset	Description
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as TS7 but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as $\mathtt{IE7}$ but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as END7 but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the first sample.

Base 0x4003.8000

## Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 242 for detailed bit descriptions.

	et 0x0A0 R/W, res	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			1	I	1	1			served			1	1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I		1	I	reserved						1		MUX0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nai	me	r	Гуре	Reset	. [	Descriptio	n						
	31:3		rese	rved		RO	0x00	C	Software s compatibil preserved	ity with f	uture pr	oducts, t	the value	e of a re		provide it should be
	2:0		MU	X0	F	₹/W	0		Ist Sampl	e Input S	Select					

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

## Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the ADCSSCTL0 register on page 244 for detailed bit descriptions.

71	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		ſ	1	1	1	Î	1 1	re	served		1	I	I	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	10	1	1	1	1	1	erved		· · · ·		1	· · ·	TS0	IE0	END0	D0
l									ļ.							
Туре	RO	RO	RO	RO	RO 0	RO 0	RO	RO	RO	RO	RO	RO 0	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
E	Bit/Field		Na	me		Гуре	Reset	I	Descriptio	n						
	04.4						000		<b>D</b> - <b>G</b>		4 1					
	31:4		rese	rved		RO	0x00		Software s							•
									preserved		•	-			Serveu b	it should
								,		401000	u reau r	nouny w	nie opei			
	3		Т	S0	I	R/W	0		1st Sampl	e Temp	Sensor	Select				
									Same defi	nition a	e mar hi	it used o	lurina th	o firet er	amplo	
										muon a	313/00	ii useu t	uning th	C 11131 30	impie.	
	2		IE	<b>0</b>	1	R/W	0		1st Sampl	e Interru	upt Enab	le				
									Como dofi	nition o		ut upped a	lurina th	o first or	mala	
								,	Same defi	muon a	SIE/DU	it used t	uning in	e inst sa	ampie.	
	1		EN	ID0	1	R/W	1		1st Sampl	e is Enc	d of Seau	Jence				
											•					
									Same defi	nition a	S END7 L	but used	during t	ine first s	sample.	
								:	Since this	sequen	icer has	only one	e entry, t	his bit m	ust be s	et.
			_													
	0		D	00	I	R/W	0		1st Sampl	e Diff In	put Sele	ct				
								:	Same defi	nition a	s D7 but	used du	iring the	first sar	nple.	
													-			

ADC Sample Sequence Control 3 (ADCSSCTL3)

Base 0x4003.8000 Offset 0x0A4

Type R/W, reset 0x0000.0002

## Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

	R/W, rese	t 0x000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•		rese	erved	•					•	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						1		reserved		1	1				1	LB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
B	lit/Field		Nar	ne	г	Гуре	Rese	t D	escripti	on						
	31:1		reser	rved		RO	0x00	C	ompatib	ility with	not rely o n future pr s a read-r	oducts, t	the value	e of a re		provide it should be
	0 LB R/W 0 Loopback Mode Enable															
When set, forces a loopback within the digital block to provi on input and unique numbering. The <b>ADCSSFIFOn</b> regis provide sample data, but instead provide the 10-bit loopb shown below.													<b>n</b> registe	ers do not		
								E	Bit/Field	Name	Descripti	on				
								g	:6	CNT	Continuc	us Sam	ple Coui	nter		
										Continuous sample counter that is initialized to 0 and counts each sample as it processed. This helps provide a unique value for the data received.						
								5	i	CONT	Continua	tion Sar	nple Ind	cator		
When set, i For examp back-to-ba										en set, indicates that this is a continuation sample. example, if two sequencers were to run <-to-back, this indicates that the controller kept inuously sampling at full rate.						
								4		DIFF	Different	al Samp	le Indica	ator		
											When se	t, indica	tes that	this is a	different	ial sample.
								З		TS	Temp Sensor Sample Indicator					
											When se sample.	t, indical	tes that t	his is a t	tempera	ture sensor
								2	::0	MUX	Analog I	nput Indi	cator			
											Indicates	which a	analog ir	put is to	be sam	pled.

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000 Offset 0x100 Type R/W, reset 0x0

## 12 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris<sup>®</sup> Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S628 controller is equipped with two UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 3.125 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation

## 12.1 Block Diagram

#### Figure 12-1. UART Module Block Diagram



## 12.2 Functional Description

Each Stellaris<sup>®</sup> UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.


The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 272). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

#### 12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 257 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

#### Figure 12-2. UART Character Frame



#### 12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 268) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 269). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 \* Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF \* 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 270), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- **UARTFBRD** write, **UARTIBRD** write, and **UARTLCRH** write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

#### 12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit

FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 266) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 256).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 264). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

#### 12.2.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 262). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 270).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 266) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 274). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8,  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{3}{4}$ , and 7/8. For example, if the  $\frac{1}{4}$  option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the  $\frac{1}{2}$  mark.

#### 12.2.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout

- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 279).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 276) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 278).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 280).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

#### 12.2.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 272). In loopback mode, data transmitted on UnTx is received on the UnRx input.

## **12.3** Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 257, the BRD can be calculated:

BRD = 20,000,000 / (16 \* 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 268) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 269) is calculated by the equation:

UARTFBRD[DIVFRAC] = integer(0.8507 \* 64 + 0.5) = 54

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

## 12.4 Register Map

Table 12-1 on page 260 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 272) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	262
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	264
0x018	UARTFR	RO	0x0000.0090	UART Flag	266
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	268
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	269
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	270
0x030	UARTCTL	R/W	0x0000.0300	UART Control	272
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	274
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	276
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	278
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	279
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	280
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	282
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	283
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	284

#### Table 12-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	285
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	286
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	287
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	288
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	289
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	290
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	291
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	292
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	293

## 12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

## Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

#### UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x000 Type R/W, reset 0x0000.0000

	R/W, rese																				
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
		1		1		1	1	res	erved		1			1	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
Reset																					
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
_ l			rved		OE	BE	PE	FE				DA									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0					
E	Bit/Field		Nar	me	Т	уре	Rese	t D	escriptio	n											
	31:12		resei	rved		RO	0	S	oftware	should n	ot rely o	n the va	lue of a	reserve	d bit. To	provide					
								С	ompatibil	ity with t	future pr	oducts, t	he value	e of a re							
								р	reserved	across	a read-n	nodify-w	rite oper	ation.							
	11 OE RO 0 UART Overrun Error																				
								т	he oe va	lues are	defined	as follo	ws:								
								١	/alue De	scriptio	า										
										•		data los	ss due to	a FIFC	) overrur	۱.					
									1 Ne	w data	was rece	eived wh	en the F	IFO wa	s full, res	sulting in					
										ta loss.						0					
	10		В	E		RO	0		IART Bre	ok Erro											
	10		DI		I	ĸŬ	0														
								th	his bit is ne receiv	e data ir	nput was	held Lo	w for lor	nger tha	n a full-v	/ord					
								tr	ansmissi	on time	(defined	as start	, data, p	arity, an	nd stop b	its).					
													art, data, parity, and stop bits). ciated with the character at the top only one 0 character is loaded into r enabled after the received data in								

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

# Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

#### Read-Only Receive Status (UARTRSR) Register

#### UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1					re	served	•	1			•		•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		•		•		rese	erved			•		•	OE	BE	PE	FE		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_					-		_											
В	Bit/Field		Na	me	Т	уре	Rese	t	Description									
	31:4		rese	rved	I	RO	0	:	Software should not rely on the value of a reserved bit. To provide									
									compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
								I	oreserved	across	a read-r	nodify-w	rite oper	ation.				
	3		0	E	I	RO	0	I	JART Ov	errun Er	ror							
								,	When this	bit is se	et to 1, d	ata is re	ceived a	nd the I	FIFO is a	already full		
									This bit is							,		
									The FIFO	content	s remair	n valid si	nce no f	urther d	ata is wr	itten wher		
											-			-		verwritten		
									The CPU must now read the data in order to empty the FIFO.									
	2		В	Е	I	RO	0	I	JART Bre	ak Erro	r							
									This bit is	set to 1	when a	break co	ondition	is detec	ted, indi	cating that		
								1	he receiv	ed data	input wa	as held L	ow for lo	onger th	an a full	-word		
								1	ransmiss	ion time	(defined	d as star	t, data, p	arity, ai	nd stop b	oits).		
								This bit is cleared to 0 by a write to <b>UARTECR</b> .										
								In FIFO mode, this error is associated with the character at the top of								t the top o		
																ded into th		
									FIFO. The goes to a							data input ceived.		
								;				,						

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to <b>UARTECR</b> .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

#### Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1			1		•		rese	erved		1				•	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ			rese	rved	1					I	DA	TΑ	[	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
E	Bit/Field		Nar	me	٦	уре	Reset	: D	escriptio	n						
	31:8		reser	rved	,	WO	0	СС	oftware s ompatibil reserved	ity with f	future pr	oducts, t	the value	e of a re		provide it should be
	7:0		DA	TA	,	NO	0		rror Clea write to t		ster of a	nv data d	clears th	e framin	ia. paritv	, break, and

A write to this register of any data clears the framing, parity, break, and overrun flags.

## Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UAF	RT Flag	(UAR1	ΓFR)													
UAR UAR	T0 base: ( T1 base: ( et 0x018	0x4000.C	000													
	RO, rese	et 0x0000	.0090													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved						· ·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	1		rese	rved	1			TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nar	ne	г	Гуре	Reset	D	escriptio	'n						
	31:8		reser	ved		RO	0	C		lity with f	future pr	oducts, f	the value	e of a re	d bit. To p served bit	rovide should be
	7		TXF	ΞE		RO	1	U	ART Tra	nsmit FI	FO Emp	ty				
									he mean ARTLCI	-		oends o	n the sta	ate of th	e fen bit	in the
									the FIFC		oled (FEI	r is 0), th	is bit is s	et wher	n the trans	mit holding
									the FIFC empty.	) is enat	oled (FEI	₃ is 1), tl	his bit is	set whe	en the trar	nsmit FIFO
	6		RXI	FF		RO	0	U	ART Re	ceive FIF	FO Full					
									he mean ARTLCI			pends o	n the sta	ate of th	e fen bit	in the
									the FIFC full.	) is disal	bled, this	s bit is s	et when	the rece	eive holdir	ng register
								lf	the FIFC	) is enat	oled, this	bit is se	et when	the rece	eive FIFO	is full.
	5		TXF	=F		RO	0	U	ART Tra	nsmit FI	FO Full					
									he mear ARTLCI			oends o	n the sta	ate of th	e fen bit	in the
									the FIFC full.	) is disal	bled, this	s bit is se	et when	the tran	ısmit holdi	ng register
								lf	the FIFC	) is enat	oled, this	bit is se	et when	the tran	smit FIFO	is full.

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 257 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UAR Offse	T0 base: T1 base: et 0x024 R/W, res	0x4000.l	D000 00.0000		,					22				10	47	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•		I			res	erved			_		•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		1			יום	/INT				1	I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	Т	уре	Rese	t D	escriptio	n						
	31:16		rese	rved		RO	0	С	oftware s ompatibil reserved	ity with f	uture pr	oducts, t	the valu	e of a re		provide it should be
	15:0		DIV	INT	F	R/W	0x000	0 Ir	nteger Ba	ud-Rate	Divisor					

## Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 257 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000

Offse	T1 base: ( et 0x028 R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		1		1			re	eserved		1	1	1	I	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ					rese	rved						1	DIVF	RAC	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nar	me	Т	уре	Reset		Descriptio	n						
	31:6		reser	rved	l	RO	0x00		Software s compatibil preserved	ity with t	future pr	oducts,	the value	e of a re		•
	5:0		DIVF	RAC	F	R/W	0x000		Fractional	Baud-R	ate Divis	sor				

June 04, 2008

## Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

#### UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C Type R/W, reset 0x0000.0000

Туре	R/W, res	set 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1 1	res	erved	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved	1			SPS	w	I LEN	FEN	STP2	EPS	PEN	BRK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nar	ne	Т	уре	Reset	: C	escriptio	n						
	31:8		reser	ved		RO	0	С	oftware s ompatibi reserved	lity with	future pr	oducts,	the value	e of a re		provide it should be
	7		SP	s	F	R/W	0	ι	JART Stic	ck Parity	/ Select					
								a p	nd check arity bit i	ked as a s transm	0. When nitted an	n bits 1 a d check	and 7 are ed as a <sup>2</sup>	e set and 1.		transmitted ared, the
								V	Vhen this	bit is cl	eared, s	tick pari	ty is disa	bled.		
	6:5		WL	EN	F	R/W	0	ι	JART Wo	ord Leng	th					
									he bits ir ame as f		he numb	per of da	ata bits tr	ansmitte	ed or rec	eived in a
								Ņ	Value De	escriptio	n					
									0x3 8 l							
									0x2 7 t	oits						
									0x1 6 k	oits						
									0x0 5 t	oits (defa	ault)					
	4		FE	N	F	R/W	0	ι	JART Ena	able FIF	Os					
									this bit is node).	s set to 1	, transm	it and re	ceive FIF	O buffer	rs are en	abled (FIFO
									Vhen clea ecome 1					haracter	mode).	The FIFOs

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
2	EPS	R/W	0	UART Even Parity Select If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits. When cleared to 0, then odd parity is performed, which checks for an odd number of 1s. This bit has no effect when parity is disabled by the PEN bit.
1	PEN	R/W	0	UART Parity Enable If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

## Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
  - 1. Disable the UART.
  - 2. Wait for the end of transmission or reception of the current character.
  - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
  - 4. Reprogram the control register.
  - 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030 Type R/W, reset 0x0000.0300

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1	1	res	erved	1	1	1	1	1	1	-
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		· · ·	1	rved	1	1	RXE	TXE	LBE		1	1	i erved		1	UARTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Reset	0	0	0	0	0	0			0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	-	Туре	Rese	t D	Descriptio	n						
							•									
	31:10		rese	rved		RO	0		Software		,					
									reserved						Serveur	bit should
								۲		1 401 033	arcau-i	nouny-w	nie ope			
	9		R۷	ΚE		R/W	1	ι	JART Re	ceive Er	nable					
								H	this hit i	e eat ta	1 the rea	coivo so	ction of	the LIAE	T is on	abled. Wh
											,					s the curr
									haracter				014100	0110, 110	ompioto	e the earl
								N	lote:	To enab	ole recep	tion, the	UARTE	N bit mu	st also b	oe set.
	-		_													
	8		TΧ	ΚE		R/W	1	L	JART Tra	insmit E	nable					
								li	this bit is	s set to <sup>2</sup>	1, the tra	nsmit se	ection of	the UAF	RT is en	abled. Wł
									ne UART urrent ch				e of a tra	ansmissi	on, it co	mpletes t
								N	lote:	To enab	le trans	mission	the IINE	TEN hit	must al	so be set.
									010.	io enal		11331011,	UIC OAF		must di	

Bit/Field	Name	Туре	Reset	Description
7	LBE	R/W	0	UART Loop Back Enable If this bit is set to 1, the UnTX path is fed through the UnRX path.
6:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000

#### Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UAR Offse	T0 base: T1 base: et 0x034 R/W, res	0x4000.E	0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1	1	I		rese	erved	1	1	1		I	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				ſ	rese	erved	1 1			1		RXIFLSEL			TXIFLSEL	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
E	Bit/Field		Nar	me	٦	Гуре	Reset	D	escriptic	n						
31:6 reserved RO 0x00 Software should not compatibility with fut preserved across a r										future pr	oducts, t	the value	e of a re			
	5:3		RXIFI	SEL	F	R/W	0x2	U	ART Re	ceive Int	errupt F	IFO Leve	el Selec	t		
								Т	he trigge	er points	for the r	eceive ir	nterrupt	are as fo	ollows:	
									Value	Descript	ion					
									0x0	RX FIFC	) ≥ 1/8 f	ull				
									0x1	RX FIFC	) ≥ ¼ fu	1				
												l (defaul	t)			
									0x3	RX FIFC	) ≥ ¾ fu	I				
									0x4	RX FIFC	) ≥ 7/8 f	ull				
								~		D	-1					

0x5-0x7 Reserved

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select The trigger points for the transmit interrupt are as follows: Value Description $0x0$ TX FIFO $\leq 1/8$ full $0x1$ TX FIFO $\leq 1/8$ full $0x2$ TX FIFO $\leq 1/2$ full (default) $0x3$ TX FIFO $\leq 3/4$ full $0x4$ TX FIFO $\leq 7/8$ full 0x5-0x7 Reserved

UART Interrupt Mask (UARTIM)

## Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

			00.000													
Г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
_ [					L				erved				L			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ľ		reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		rese	l erved	1
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nan	ne	Т	уре	Rese	t C	escriptic	'n						
31:11       reserved       RO       0x00       Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserved preserved across a read-modify-write operation.         10       OEIM       R/W       0       UART Overrun Error Interrupt Mask														•		
	10		OEI	IM	F	R/W	0	ι	JART Ov	errun Er	ror Inter	rupt Mas	k			
								C	On a read	, the cu	rrent ma	sk for the	е оеімі	nterrupt	is returr	ned.
On a read, the current mask for the OEIM interrupt is returned. Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller																
	9		BEI	М	F	R/W	0	ι	JART Bre	ak Erro	r Interru	ot Mask				
								C	On a read	, the cu	rrent ma	sk for the	е веімі	nterrupt	is returr	ned.
								S	etting thi	s bit to 1	promote	s the BE	IM interr	upt to th	e interru	pt controller.
	8		PEI	М	F	R/W	0	ι	JART Pa	rity Error	r Interrur	ot Mask				
	Ū				•		C C		On a read	-			ар⊭тмі	nterrunt	is return	hed
																pt controller.
	_						-		•							proornioner.
	7		FEI	Μ	F	R/W	0		JART Fra	-						
									On a read							
								S	setting thi	s bit to 1	promote	es the FE	IM interr	upt to th	e interru	pt controller.
	6		RTI	М	F	R/W	0	ι	JART Re	ceive Tir	me-Out I	nterrupt	Mask			
								C	On a read	, the cu	rrent ma	sk for the	e rtim i	nterrupt	is returr	ned.
								S	etting thi	s bit to 1	promote	es the RT	IM interr	upt to th	e interru	pt controller.
	5		ТХІ	М	F	R/W	0	ι	JART Tra	nsmit In	terrupt N	Mask				
								C	On a read	, the cu	rrent ma	sk for the	е тхім і	nterrupt	is returr	ned.
								S	etting thi	s bit to 1	promote	es the TX	IM interr	upt to th	e interru	pt controller.

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

#### UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.000F

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			т і			1		rese	rved		1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
В	Bit/Field		Nan	ne	Т	уре	Rese	t D	escriptio	n						
	31:11		reser	ved		RO	0x00					n the val				provide it should be
									•	•	•	nodify-wi			serveu b	
	10		OEF	RIS		RO	0	U	ART Ove	errun Er	ror Raw	Interrupt	t Status			
								G	ives the	raw inte	rrupt sta	te (prior	to masl	king) of t	his interr	rupt.
	9		BER	lS		RO	0	U	ART Bre	ak Error	Raw In	terrupt S	tatus			
	9     BERIS     RO     0     UART Break Error Raw Interrupt Status       Gives the raw interrupt state (prior to masking) of this interrupt.															
	8		PER	lS		RO	0	U	ART Par	ity Error	Raw Int	errupt S	tatus			
								G	ives the	raw inte	rrupt sta	te (prior	to masl	king) of t	his interr	rupt.
	7		FER	IS		RO	0	U	ART Fra	ming Er	ror Raw	Interrup	t Status			
								G	ives the	raw inte	rrupt sta	te (prior	to masl	king) of t	his interr	rupt.
	6		RTF	IS		RO	0	U	ART Red	ceive Tir	me-Out F	Raw Inte	rrupt St	atus		
								G	ives the	raw inte	rrupt sta	te (prior	to masl	king) of t	his interr	rupt.
	5		TXF	IS		RO	0	U	ART Tra	nsmit Ra	aw Interi	upt Stat	us			
								G	ives the	raw inte	rrupt sta	te (prior	to masl	king) of t	his interr	rupt.
	4		RXF	RIS		RO	0	U	ART Red	ceive Ra	aw Interr	upt Statu	ıs			
								G	ives the	raw inte	rrupt sta	te (prior	to masl	king) of t	his interr	rupt.
	3:0		reser	ved		RO	0xF	CC	ompatibil	ity with f	future pr	n the val oducts, t nodify-wi	he valu	e of a re		provide it should be

## Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

#### UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'					1		rese	erved	•	•			•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1		reserved		· · · ·	OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		1	rved	
Туре	RO	RO	RO	RO	I RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nan	ne	Т	Туре	Rese	t D	escriptio	n						
	31:11		reser	und		RO	0x00				ot roly o	n the val	uo of o	rocoruci	hit To	provido
	31.11		reser	veu		KU	0x00	CO	ompatibil	ity with f	future pr		he valu	e of a res		it should be
	10		OEM	1IS		RO	0	U	ART Ov	errun Er	ror Mask	ked Inter	rupt Sta	tus		
												ot state o	•			
	9		BEN			RO	0									
	9		DEIV	113		RU	0					d Interrup				
												ot state o				
	8		PEN	IIS		RO	0			•		d Interrup				
								G	ives the	masked	interrup	ot state o	f this int	errupt.		
	7		FEM	IIS		RO	0	U	ART Fra	ming Er	ror Masł	ked Inter	rupt Sta	tus		
								G	ives the	masked	interrup	ot state o	f this int	errupt.		
	6		RTM	IIS		RO	0	U	ART Re	ceive Tir	me-Out N	Masked I	nterrup	t Status		
								G	ives the	masked	interrup	ot state o	f this int	errupt.		
	5		TXM	IIS		RO	0	U	ART Tra	nsmit M	asked In	nterrupt S	Status			
												ot state o		errupt.		
	4		RXM	119		RO	0					terrupt S				
	7			10			U					ot state o		errunt		
	3:0		reser	ved		RO	0	CC	ompatibil	ity with f	future pr	n the val oducts, t nodify-wi	he valu	e of a res		provide it should be

## Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UAR UAR Offse	RT Inter T0 base: T1 base: et 0x044 W1C, re	0x4000. 0x4000.	D000	RTICR	R)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved		•			•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	ſ	Гуре	Rese	t D	escriptio	n						
	31:11reservedRO0x00Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.10OEICW1C0Overrun Error Interrupt Clear															
	10		OE	С	V	V1C	0	0	verrun E	rror Inte	errupt Cle	ear				
								TI	Ne OEIC	values	are defir	ied as fo	ollows:			
								V	alue De	scriptio	n					
									0 No	effect o	on the inf	errupt.				
									1 Cle	ears inte	errupt.					
	9		BEI	С	V	V1C	0	В	reak Erro	or Interru	upt Clea	r				
								TI	Ne BEIC	values	are defir	ied as fo	llows:			
								V	alue De	scriptio	n					
									0 No	effect c	on the inf	errupt.				
									1 Cle	ears inte	errupt.					
	8		PEI	С	V	V1C	0	P	arity Erro	or Interru	upt Clear					
								TI	Ne PEIC	values	are defir	ied as fo	ollows:			
								V	alue De	scriptio	n					
											on the inf	errupt.				
									1 Cle	ears inte	errupt.					

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear
				The FEIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear
				The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
				The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ľ		1	1	1	1		rese	erved		1	1		1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
10000	15	14	13	12	11	10	9	8	7	6	5		3	2	1	0		
	15	14	13	12		10	9	0	/	0	5	4						
			•	rese	erved						•	PI	D4	•	•	•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0 0 0 0 0 0 0 0									
В	lit/Field		Na			Гуре	Reset		escriptio						4 bit Ta	un nor siele		
	31:8		reserved			RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	7:0		PID4			RO	0x000	0 U	ART Per	ipheral I	D Regis	ster[7:0]						
								С	an be us	ed by so	oftware	to identif	y the pre	esence o	of this pe	eripheral.		

## Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

	-																	
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1		1	1		res	erved	1	1	1	1	1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Resei							0	U	0	U	U	0	U	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		•	•	rese	rved	1				1	1	PI	D5	1	I	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	8it/Field		Nar	me	-	Гуре	Rese	t D	escriptio	n								
	31:8		rese	rved		RO	0x00	C	ompatibi	lity with f	future pr	on the va roducts, f modify-w	the value	e of a re		provide it should		
	7:0		PI	D5		RO	0x000	0 U	ART Pe	ripheral I	D Regis	ster[15:8]	]					
								С	Can be used by software to identify the presence of this peripheral.									

## Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1		res	erved	1	1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei												-	-		U	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ		1	1	rese	rved	1				1	1	PI	1 D6 1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:8		Nai rese			Гуре RO	Rese 0x00		escriptio		ot rely o	n the va	lue of a	reserve	d bit. To	provide
								p	ompatibi reserved	lity with f across	future pr a read-r	oducts, f nodify-w	the value rite oper	e of a re		bit should
	7:0		PI	D6		RO	0x000	10 U	ART Pe	ripheral I	D Regis	ster[23:1	6]			
								С	an be us	sed by so	oftware	to identif	y the pre	esence o	of this pe	eripheral.

## Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1	1	1	T	1	rese	erved		1	1		I	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel												0			0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		J	rese	rved	I					1	PI	D7	I	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nai	me	-	Гуре	Rese	t D	escriptio	n						
	31:8		rese	rved		RO	0	C	oftware s ompatibil reserved	ity with f	future pr	oducts, t	he valu	e of a re		provide bit should
	7:0	PID7 RO			RO	0x000	0 U	ART Per	ipheral I	ID Regis	ster[31:24	4]				
								С	an be us	ed by so	oftware	to identif	y the pre	esence o	of this pe	eripheral.

## Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	1		I	r	1	1	1 1	rese	r erved	I	T	1		1	1	,	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			I	rese	rved	1				I	I	PI	D0	1	I	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	
E	Bit/Field		Nai	me	ſ	уре	Reset	t D	escriptic	on							
	31:8		rese	rved		RO	0x00	C	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.								
	7:0		PI	00		RO	0x11			•	0	ster[7:0] to identif	fy the pre	esence	of this pe	eripheral.	

June 04, 2008

## Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

	-															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	erved			1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser				-	-							-			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1			I		PI	D1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:8		Nar resei			Гуре RO	Reset 0x00	S		should n		n the va				
	7:0		PI	01		RO	0x00	pı U	reserved ART Per	across	a read-r D Regis	oducts, t nodify-w ster[15:8] to identif	rite opei I	ation.		

June 04, 2008

## Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

	-															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1		rese	rved			1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reper				-	-							-				
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	1				I		PI	1 D2 1	1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nar		-	Туре	Reset		escriptio							
	31:8		resei	rved		RO	0x00	C	ompatibil	ity with f	uture pr	on the va roducts, f modify-w	the value	e of a re		•
	7:0		PI	02		RO	0x18	U	ART Per	ipheral I	D Regis	ster[23:1	6]			
								С	an be us	ed by so	oftware	to identif	y the pre	esence o	of this pe	ripheral

### Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1			1		rese	erved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei				-	-						-	-	-		U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1	rese	rved	1				1		PI	03	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Reset 0 0 Bit/Field 31:8			me rved		Гуре RO	Reset 0x00	S		should n		on the val				•
	7:0		PI	03		RO	0x01	pi U	reserved ART Per	across a	a read-r D Regis	roducts, t modify-wi ster[31:24 to identif	rite opei 4]	ration.		

### Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 0 (UARTPCelIID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												CI	D0	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1
E	Bit/Field		Nar	ne	٦	Гуре	Reset	D	escriptio	n						
	31:8		reser	ved		RO	0x00	co	oftware s ompatibili reserved	ity with f	uture pr	oducts, t	the value	e of a re		provide it should b
	7:0		CIE	00		RO	0x0D	U.	ART Prin	neCell II	D Regist	ter[7:0]				
	7.0							P	rovides s	oftware	a standa	ard cros	s-periph	eral ide	ntification	n system.

### Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1		rese	erved		1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			ï	rese	rved	I	1 1				1	CI	D1	I	Î	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nai	me	٦	Гуре	Reset	D	escriptio	n						
31:8			rese	rved		RO	0x00	C	oftware s ompatibil reserved	ity with f	future pr	oducts, f	the value	e of a re		provide bit should
	7:0		CII	D1		RO	0xF0		ART Prir rovides s		Ũ			neral ider	ntificatio	n system

June 04, 2008

### Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 6 5 4 2 0 7 3 1 CID2 reserved RO RO RO RO RO RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 Bit/Field Name Туре Reset Description RO 0x00 31:8 reserved Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 CID2 RO 0x05 UART PrimeCell ID Register[23:16]

Provides software a standard cross-peripheral identification system.

June 04, 2008

### Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ							rese	rved			•		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved											CI	D3	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
E	Bit/Field			ne	٦	Гуре	Reset	D	escriptio	n						
	31:8		reser	ved		RO	0x00	СС	oftware s ompatibil reserved	ity with f	uture pr	oducts, f	the value	e of a re		provide bit should
	7:0		CIE	03		RO	0xB1		ART Prir		Ū	-	-	oralida	otificatio	n evetom
								P	rovides s	oftware	a stand	ard cros	- s-periph	eral ide	ntificatio	n syster

# **13** Synchronous Serial Interface (SSI)


The Stellaris<sup>®</sup> Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris<sup>®</sup> SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

## 13.1 Block Diagram

#### Figure 13-1. SSI Module Block Diagram



# 13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

#### 13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 313). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (**SSICR0**) register (see page 306).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: Although the SSIClk transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 378 to view SSI timing parameters.

### 13.2.2 FIFO Operation

#### 13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 310), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

#### 13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

#### 13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 314). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 316 and page 317, respectively).

### 13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

### 13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 297 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 13-3 on page 297 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

#### Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



### 13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

### 13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 298 and Figure 13-5 on page 298.





Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSIClk period after the last bit has been captured.

### 13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 299, which covers both single and continuous transfers.

Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.


Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.


In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.


### 13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 300 and Figure 13-8 on page 300.





#### Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSICIk period after the last bit has been captured.

**Note:** Q is undefined.

### 13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 301, which covers both single and continuous transfers.

SSICIk							
SSIFss							/
SSIRx—	(Q) <u>MSB</u> (	X	X	4 to 16 bits-	,	χ	<u>(LSB)</u> (Q)-
SSITx	MSB (	X	X	X		X	LSB )

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

#### Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFSS line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

### 13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 302 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 303 shows the same format when back-to-back frames are transmitted.




Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 303 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





### **13.3** Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - a. For master operations, set the **SSICR1** register to 0x0000.0000.
  - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
  - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.

- 4. Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

### 13.4 Register Map

Table 13-1 on page 304 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	306

Offset	Name	Туре	Reset	Description	See page
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	308
0x008	SSIDR	R/W	0x0000.0000	SSI Data	310
0x00C	SSISR	RO	0x0000.0003	SSI Status	311
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	313
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	314
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	316
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	317
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	318
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	319
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	320
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	321
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	322
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	323
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	324
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	325
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	326
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	327
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	328
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	329
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	330

# 13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

### Register 1: SSI Control 0 (SSICR0), offset 0x000

**SSICR0** is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI0 Offse	Contro base: 0x et 0x000 R/W, res	4000.800	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					re	served		•	•		•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	S	ĊR	•			SPH	SPO	FI	RF		D:	SS	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	٦	Гуре	Rese	et I	Descriptic	n						
	31:16		resei	rved		RO	0x00	(	Software compatibi preserved	lity with f	future pr	oducts, t	the value	e of a res		provide it should be
	15:8		SC	R	I	R/W	0x000	00 8	SSI Seria	I Clock F	Rate					
	15:8								The value he SSI. T			generate	e the trar	nsmit and	d receive	e bit rate of
								I	BR=FSSI	Clk/(C	PSDVSR	* (1	+ SCR)	)		
									where CP SSICPSR						rammed	in the
	7		SP	РΗ	I	R/W	0	ę	SSI Seria	I Clock P	hase					
								-	This bit is	only app	olicable	to the Fr	eescale	SPI For	mat.	
								i		ge state. wing or i	It has th	ne most i	impact o	on the firs	st bit trai	a and allows nsmitted by first data
									When the f SPH is 1			•			-	e transition. sition.
	6		SP	0	I	R/W	0	Ş	SSI Seria	I Clock P	olarity					
								-	This bit is	only app	olicable	to the Fr	eescale	SPI For	mat.	
								5	When the SSIClk p SSIClk p	in. If SPO	o <b>is 1, a</b>	steady s	state Hig	h value		

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Intruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

### Register 2: SSI Control 1 (SSICR1), offset 0x004

**SSICR1** is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI0 Offse	base: 0x t 0x004	I 1 (SS 4000.800 set 0x000	00													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								res	erved							•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3 SOD	2 MS	1 SSE	0 LBM
Turne	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field		Nar	me	Т	уре	Reset	C	Descriptio	n						
	31:4		reser	rved	I	20	0x00	С	Software s ompatibil preserved	ity with	future pr	oducts,	the value	e of a re		provide it should be
	3		SC	D	F	R/W	0	S	SI Slave	Mode C	Dutput Di	isable				
								s tt c T	laves in the ne serial could be ti onfigured The SOD v Value De 0 SS	t is poss he syste output lin ed toge I so that values a escription SI can dr	sible for t em while he. In suc ther. To o t the SSI re define n	he SSI r ensuring th syster operate slave d ed as foll Tx outpu	master to g that onl ns, the T2 in such a oes not o	b broadc ly one sl XD lines a system drive the	ast a me ave drive from mu h, the SO SSITX	essage to al es data onto litiple slaves D bit can be pin.
	2		M	S	F	R/W	0		SI Maste			Slave m	ode and	can be	modified	l only when
									SI is disa					can be	nounet	
								Т	ће мз va	lues are	e defined	as follo	ws:			
								v	Value De	scriptio	n					
									0 De	vice co	nfigured	as a ma	ister.			
									1 De	vice co	nfigured	as a sla	ve.			

Bit/Field	Name	Туре	Reset	Description							
1	SSE	R/W	0	SSI Synchronous Serial Port Enable							
				Setting this bit enables SSI operation.							
				The SSE values are defined as follows:							
				Value Description							
				0 SSI operation disabled.							
				1 SSI operation enabled.							
				<b>Note:</b> This bit must be set to 0 before any control registers are reprogrammed.							
0	LBM	R/W	0	SSI Loopback Mode							
				Setting this bit enables Loopback Test mode.							
				The LBM values are defined as follows:							
				Value Description							
				0 Normal serial port operation enabled.							

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

### Register 3: SSI Data (SSIDR), offset 0x008

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

#### SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								res	served		1	1		1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			I I			1	I	C	DATA		1	1	1	1	1	$ \square $	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0					R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
I	Bit/Field		Nar	me	Т	уре	Rese	et E	Descriptio	n							
	31:16		resei	rved	I	RO	0x000		Software s		,					•	be
									preserved		•						
	15:0		DA	TA	F	R/W	0x000	00 8	SSI Recei	ve/Tran	smit Dat	а					
								A	A read ope	eration r	eads the	e receive	e FIFO. A	A write c	peration	writes th	ıe

transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

# Register 4: SSI Status (SSISR), offset 0x00C

**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI0 Offse	Status base: 0x et 0x00C RO, rese	4000.800	00													
. ) po	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			r r			I	· ·	rese	rved	1	r			1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved	1 1			1		BSY	RFF	RNE	TNF	TFE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1
E	Bit/Field		Nan	ne	Т	уре	Reset	D	escriptio	n						
	31:5		reser	ved		RO	0x00	CC	mpatibil	should n lity with f across	future pr	oducts,	the valu	e of a re		provide it should be
	4		BS	Y		RO	0	S	SI Busy	Bit						
								Tł	NE BSY V	alues ar	re define	d as foll	ows:			
								V	alue De	escriptior	า					
										SI is idle.						
										SI is curr Insmit FI				receivin	ig a fram	ne, or the
	3		RF	F		RO	0	S	SI Recei	ve FIFO	Full					
								Tł	Ne RFF V	alues ar	re define	d as foll	ows:			
								V	alue De	escriptior	ı					
									0 Re	eceive Fl	FO is no	ot full.				
									1 Re	eceive FI	FO is fu	II.				
	2		RN	E		RO	0	S	SI Recei	ve FIFO	Not Em	pty				
								Tł	IE RNE V	alues ar	re define	d as foll	ows:			
								V	alue De	escriptior	า					
									0 Re	eceive Fl	FO is er	npty.				
									1 Re	eceive FI	FO is no	ot empty				
	1		TN	F		RO	1	S	SI Trans	mit FIFC	) Not Fu	II				
								Tł	NE TNF V	alues ar	re define	ed as foll	ows:			
								V	alue De	escriptior	า					
										ansmit F		ıll.				
									1 Tra	ansmit F	IFO is n	ot full.				

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The TFE values are defined as follows:
				Value Description 0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

### Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

**SSICPSR** is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

Offse	base: 0x t 0x010 R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		, , , ,			1	1 1	rese	erved			1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CPSI	DVSR	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	Т	уре	Reset	D	escriptio	n						
	31:8		reser	rved		RO	0x00	C	oftware s ompatibil reserved	ity with f	uture pr	oducts, t	the value	e of a re		provide it should
	7:0		CPSD	VSR	F	R/W	0x00	S	SI Clock	Prescal	e Diviso	r				
									his value equency						•	ling on th

June 04, 2008

SSI Clock Prescale (SSICPSR)

SSI Interrupt Mask (SSIIM)

### Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI0 Offse	base: 0x4 et 0x014 R/W, rese	4000.80		vi)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		'	'				res	erved		'			•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved						TXIM	RXIM	RTIM	RORIM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
10000	Ū	Ũ	0	0	Ū	0	0	0	0	Ũ	Ū	0	Ū	Ū	Ū	Ũ
E	Bit/Field		Na	me	г	Гуре	Reset	: [	Descriptic	n						
	31:4		rese	rved		RO	0x00	C	Software compatibi preserved	lity with f	future pr	oducts,	the value	e of a re		
	3		ТХ	IM	F	R/W	0	ę	SSI Trans	mit FIFC	) Interru	pt Mask				
								٦	he TXIM	values	are defir	ned as fo	ollows:			
									Value De	escriptior	า					
										K FIFO h		r less co	ndition i	nterrupt	is mask	ed.
										(FIFO h						
	2		RX	(IM	F	R/W	0	ç	SI Rece	ive FIFO	Interru	nt Mask				
	-		101				Ū		he RXIM				llowe:			
									HC RAIM	values			JIIOW5.			
									Value De	escriptior	۱					
									0 R)	K FIFO h	alf-full c	or more o	condition	interrup	ot is mas	sked.
									1 R)	K FIFO h	alf-full c	or more o	condition	interrup	ot is not	masked.
	1		RT	IM	F	₹/W	0	ę	SSI Recei	ive Time	-Out Inte	errupt M	ask			
									he RTIM			•				
									Value De	escriptior	า					
										K FIFO ti		interrupt	is mask	ed.		
										K FIFO ti						

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				The RORIM values are defined as follows:
				Value Description

- 0 RX FIFO overrun interrupt is masked.
- 1 RX FIFO overrun interrupt is not masked.

### Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI0 Offse	Raw Ir base: 0x et 0x018 RO, rese	4000.800		(SSIRI	S)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1 1	1	т т	rese	l erved	1	r	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1	rese	erved		1	1	i	1	TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO	RO	RO 0	RO	RO 0	RO	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 1	RO	RO	RO
Reset       0       0       0       0       0       0       0       0       1       0       0       0         Bit/Field       Name       Type       Reset       Description         31:4       reserved       RO       0x00       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.													•			
	3		TXF			RO	1	Ir	SI Trans	that the	transmit	FIFO is	half full	or less,	when se	et.
	2		RXI	RIS		RO	0		SI Recei			•		or more,	when se	et.
	1		RTF	RIS		RO	0		SI Recei						hen set	
	0		ROR	RIS		RO	0		SI Recei						nen set.	

### Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI	Maske	d Interr	upt Sta	tus (SS	SIMIS)											
Offse	t 0x01C	4000.800 et 0x0000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•		rese	erved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1					rese	erved			1	1		TXMIS	RXMIS	RTMIS	RORMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nar	me	٦	уре	Reset	D	escriptio	n						
Bit/Field       Name       Type       Reset       Description         31:4       reserved       RO       0       Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.																
	3		TXN	AIS		RO	0		SI Trans				•		when se	et.
	2		RXN	MIS		RO	0		SI Recei						when se	et.
	1		RTN	AIS		RO	0		SI Recei				•		hen set	
	0		ROR	MIS		RO	0	S	SI Recei	ive Over	run Mas	ked Inte	rrupt Sta	atus		

### Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI0 Offse	Interru base: 0x t 0x020 W1C, res	4000.80		CR)												
Type	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			Î		Ì	1	Í	rese	l erved	1		1	Ì	Ì	Í	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			1	rese	rved		1		1		1	RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
E	Bit/Field		Nar	ne	-	Гуре	Rese	t D	escriptic	'n						
	31:2		resei	rved		RO	0x00	C	ompatibi	should ne lity with f across a	uture pr	oducts, f	the value	e of a re		provide it should be
	1		RT	IC	١	W1C	0			ive Time values a						
								N	/alue De	escriptior	n					
										o effect o		upt.				
									1 Cl	ears inte	rrupt.					
	0		ROF	RIC	١	N1C	0	S	SI Rece	ive Overi	run Inte	rrupt Cle	ar			
								Т	he RORI	c values	are de	fined as i	follows:			
								١	/alue De	escriptior	ı					
									0 No	effect o	n interro	upt.				
									1 Cl	ears inte	rrupt.					

### Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	erved					•	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	D4	•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	٦	Гуре	Reset	D	escriptio	n						
	31:8		resei	rved		RO	0x00	CC	oftware s ompatibil reserved	ity with f	uture pr	oducts, f	the value	e of a re		provide bit should be
	7:0		PI	04		RO	0x00	S	SI Peripl	neral ID	Registe	r[7:0]				
								С	an be us	ed by so	oftware t	o identif	y the pre	esence	of this pe	eripheral.

### Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1		rese	erved		•			•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	1					1	PI	D5	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me	-	Гуре	Reset	D	escriptio	n						
	31:8		resei	rved		RO	0x00	CC	oftware s ompatibil reserved	ity with f	future pr	oducts, t	the value	e of a re		provide it should be
	7:0		PIE	D5		RO	0x00	S	SI Peripł	neral ID	Register	r[15:8]				
								С	an be us	ed by so	oftware t	o identif	y the pre	esence o	of this pe	eripheral.

### Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1		rese	rved					•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	1						PI	D6	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	ne	٦	Гуре	Reset	D	escriptio	n						
	31:8		reser	ved		RO	0x00	co	oftware s ompatibil reserved	ity with f	uture pr	oducts, t	the value	e of a re		provide it should be
	7:0		PIE	06		RO	0x00	S	SI Peripł	neral ID	Registe	[23:16]				
								С	an be us	ed by so	oftware t	o identif	y the pre	esence o	of this pe	eripheral.

### Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ					•		rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l		rese	rved	•						PII	77		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nar	ne	٦	уре	Reset	D	escriptio	า						
	31:8		reser	ved		RO	0x00	CC	oftware s ompatibili reserved	ity with f	uture pr	oducts, t	he value	e of a re		provide it should b
	7:0		PIE	)7		RO	0x00		SI Periph an be us		Ũ		y the pre	esence o	of this pe	ripheral.

### Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved																	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved									PIDO								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0		
Bit/Field			Name		Туре		Reset	D	escriptio	n								
31:8			reserved			RO	0		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:0		7:0 PID0			RO		S	SSI Peripheral ID Register[7:0]										
								C	Can be used by software to identify the presence of this peripheral.									

### Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved																	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved									PID1								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Nesei	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Name		Туре		Reset	D	Description									
31:8		reserved		RO		0x00	co	oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be eserved across a read-modify-write operation.							be			
7:0			PID1			RO		S	SSI Peripheral ID Register [15:8]									
								С	Can be used by software to identify the presence of this periphe						ripheral.			

## Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	D2	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nar	ne	Т	уре	Reset	D	escriptio	n						
	31:8		reser	rved		RO	0x00	co	oftware s ompatibil reserved	ity with f	uture pr	oducts, f	the value	e of a re		provide it should be
	7:0		PIE	02		RO	0x18	S	SI Peripł	neral ID	Registe	r [23:16]				
								С	an be us	ed by so	oftware t	o identif	y the pre	esence o	of this pe	eripheral.

## Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	D3	1	I	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nar	ne	٦	ӯре	Reset	t D	escriptio	n						
	31:8		reser	ved		RO	0x00	CC	oftware s ompatibil reserved	ity with f	uture pr	oducts, f	the value	e of a re		provide bit should be
	7:0		PIE	03		RO	0x01	S	SI Periph	neral ID	Register	r [31:24]				
								С	an be us	ed by so	oftware t	o identif	y the pre	esence o	of this pe	eripheral.

## Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1	1	1	ſ	<b>т</b> т	rese	erved	1	1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved	I	1 1			1	1	с	ID0	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Na	ame	Т	уре	Reset	t D	escriptio	on						
	Bit/Field Name 31:8 reserved			erved		RO	0x00	CC	ompatib	ility with	future p		the valu	ie of a r		o provide bit should
	7:0		CI	ID0		RO	0x0D	S	SI Prime	eCell ID	Registe	r [7:0]				
								Ρ	rovides	software	e a stan	dard cros	ss-peripl	heral id	entificatio	on system

## Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1		rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	1	г т -					CI	D1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nar	me	Т	уре	Reset	D	escriptio	n						
	31:8		reser	rved		RO	0x00	cc	ompatibil	ity with f	uture pr		the value	e of a re	d bit. To served b	provide bit should b
	7:0		CIE	D1		RO	0xF0	S	SI Prime	Cell ID F	Register	[15:8]				
								Pi	rovides s	oftware	a stand	ard cros	s-periph	eral ide	ntificatio	n system.

## Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

#### SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1	1	1	1 1	rese	rved	1	1	1	1 1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	rved	1	1 1			1	1	CI	ID2	T	1	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	
E	Bit/Field		Na	ame		Туре	Rese	t D	escriptio	on							
	31:8		res	erved		RO	0x00	cc	ompatib	ility with	future p	on the va roducts, modify-w	the valu	ie of a re		provide bit should	be
	7:0		С	ID2		RO	0x05	S	SI Prim	eCell ID	Registe	r [23:16]					
								Pi	rovides	software	e a stand	dard cros	s-peripl	heral ide	entificatio	n system.	

## Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			, ,			1	<del>г г</del>	rese	rved	1	r	1	1	1	-	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	1				1	I	CI	D3	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field	o o o o o Field Name Ty					Reset	D	escriptio	'n						
	31:8		reser	ved		RO	0x00	co	ompatibi	lity with f	future p	on the va roducts, f modify-w	the valu	e of a r		provide bit should
	7:0		CIE	03		RO	0xB1				U	r [31:24]				
								Pi	rovides s	software	a stand	lard cros	s-periph	neral id	entificatio	on system


# 14 Inter-Integrated Circuit (I<sup>2</sup>C) Interface

The Inter-Integrated Circuit ( $I^2C$ ) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external  $I^2C$  devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The  $I^2C$  bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S628 microcontroller includes one  $I^2C$  module, providing the ability to interact (both send and receive) with other  $I^2C$  devices on the bus.

Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave. The Stellaris<sup>®</sup> I<sup>2</sup>C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. There are a total of four I<sup>2</sup>C modes: Master Transmit, Master Receive, Slave Transmit, and Slave Receive. The Stellaris<sup>®</sup> I<sup>2</sup>C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the  $I^2C$  master and slave can generate interrupts; the  $I^2C$  master generates interrupts when a transmit or receive operation completes (or aborts due to an error) and the  $I^2C$  slave generates interrupts when data has been sent or requested by a master.

## 14.1 Block Diagram





#### Figure 14-1. I<sup>2</sup>C Block Diagram

## 14.2 Functional Description

I<sup>2</sup>C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I<sup>2</sup>C bus configuration is shown in Figure 14-2 on page 332.

See "I<sup>2</sup>C" on page 377 for I<sup>2</sup>C timing diagrams.





## 14.2.1 I<sup>2</sup>C Bus Functional Overview

The I<sup>2</sup>C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris<sup>®</sup> microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the I<sup>2</sup>C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 332) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

### 14.2.1.1 START and STOP Conditions


The protocol of the  $I^2C$  bus defines two states to begin and end a transaction: START and STOP. A high-to-low transition on the SDA line while the SCL is high is defined as a START condition, and a low-to-high transition on the SDA line while SCL is high is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 14-3 on page 332.



Figure 14-3. START and STOP Conditions


### 14.2.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 14-4 on page 333. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit ( $\mathbb{R}/S$  bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.



The first seven bits of the first byte make up the slave address (see Figure 14-5 on page 333). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.

#### Figure 14-5. R/S Bit in First Byte




### 14.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is low (see Figure 14-6 on page 333).

#### Figure 14-6. Data Validity During Bit Transfer on the I<sup>2</sup>C Bus

Figure 14-4. Complete Data Transfer with a 7-Bit Address



#### 14.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 333.

When a slave receiver does not acknowledge the slave address, SDA must be left high by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

### 14.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

### 14.2.2 Available Speed Modes

The I<sup>2</sup>C clock rate is determined by the parameters: CLK\_PRD, TIMER\_PRD, SCL\_LP, and SCL\_HP.

where:

CLK\_PRD is the system clock period

SCL\_LP is the low phase of SCL (fixed at 6)

SCL\_HP is the high phase of SCL (fixed at 4)

TIMER\_PRD is the programmed value in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register (see page 351).

The I<sup>2</sup>C clock period is calculated as follows:

SCL\_PERIOD = 2\*(1 + TIMER\_PRD)\*(SCL\_LP + SCL\_HP)\*CLK\_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 14-1 on page 334 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
25 Mhz	0x0C	96.2 Kbps	0x03	312 Kbps
33Mhz	0x10	97.1 Kbps	0x04	330 Kbps
40Mhz	0x13	100 Kbps	0x04	400 Kbps

Table 14-1. Examples of I<sup>2</sup>C Master Timer Period versus Speed Mode

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
50Mhz	0x18	100 Kbps	0x06	357 Kbps

#### 14.2.3 Interrupts

The I<sup>2</sup>C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I<sup>2</sup>C master and I<sup>2</sup>C slave modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

### 14.2.3.1 I<sup>2</sup>C Master Interrupts

The I<sup>2</sup>C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I<sup>2</sup>C master interrupt, software must write a '1' to the I<sup>2</sup>C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I<sup>2</sup>C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I<sup>2</sup>C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the **I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS)** register.

### 14.2.3.2 I<sup>2</sup>C Slave Interrupts

The slave module generates interrupts as it receives requests from an I<sup>2</sup>C master. To enable the I<sup>2</sup>C slave interrupt, write a '1' to the I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I<sup>2</sup>C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I<sup>2</sup>C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a '1' to the I<sup>2</sup>C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS) register.

### 14.2.4 Loopback Operation

The I<sup>2</sup>C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I<sup>2</sup>C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.


### 14.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various  $I^2C$  transfer types in both master and slave mode.


## 14.2.5.1 I<sup>2</sup>C Master Command Sequences


The figures that follow show the command sequences available for the  $I^2C$  master.






















Figure 14-11. Master Burst RECEIVE after Burst SEND





Figure 14-12. Master Burst SEND after Burst RECEIVE

## 14.2.5.2 I<sup>2</sup>C Slave Command Sequences

Figure 14-13 on page 342 presents the command sequence available for the  $I^2C$  slave.





# 14.3 Initialization and Configuration

The following example shows how to configure the  $I^2C$  module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I<sup>2</sup>C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I<sup>2</sup>C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

TPR = (System Clock / (2 \* (SCL\_LP + SCL\_HP) \* SCL\_CLK)) - 1; TPR = (20MHz / (2 \* (6 + 4) \* 100000)) - 1; TPR = 9

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

# 14.4 I<sup>2</sup>C Register Map

Table 14-2 on page 343 lists the  $I^2C$  registers. All addresses given are relative to the  $I^2C$  base addresses for the master and slave:

- I<sup>2</sup>C Master 0: 0x4002.0000
- I<sup>2</sup>C Slave 0: 0x4002.0800

#### Table 14-2. Inter-Integrated Circuit (I<sup>2</sup>C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I <sup>2</sup> C Maste	r			·	
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	345
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	346
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	350
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	351
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	352
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	353
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	354
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	355
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	356
I <sup>2</sup> C Slave					
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	358
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	359
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	361
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	362

Offset	Name	Туре	Reset	Description	See page
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	363
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	364
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	365

# 14.5 Register Descriptions (I<sup>2</sup>C Master)

The remainder of this section lists and describes the I<sup>2</sup>C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 357.

# Register 1: I<sup>2</sup>C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C N Offse	Aaster 0 t 0x000		Addres 4002.0000		ISA)											
,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1	í í	rese	rved	1	ı	1	1	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved	1				1	1	SA	г	1	I	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	ne		Туре	Reset	D	escriptio	n						
	31:8		resei	rved		RO	0x00	co	ompatibi	should n lity with f l across	future pr	oducts, t	the value	e of a re		provide it should be
	7:1		S	Ą		R/W	0	1 <sup>2</sup>	C Slave	Address	;					
								TI	nis field	specifies	s bits A6	through	A0 of th	ne slave	address	i.
	0		R/	S		R/W	0	R	eceive/S	Send						
									ner/st .ow).	oit specif	ies if the	e next op	peration	is a Rec	eive (Hi	gh) or Send
								V	alue De	escription	า					
									0 Se	end.						
									1 Da							

1 Receive.

## Register 2: I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I<sup>2</sup>C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the  $I^2C$  Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the  $I^2C$  module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the  $I^2C$  bus controller to send an acknowledge automatically after each byte. This bit must be reset when the  $I^2C$  bus controller requires no further data to be sent from the slave transmitter.

#### **Read-Only Status Register**

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000

Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				re	served	1 1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset												-				
1	15 Î	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					BUSBSY	IDLE	ARBLST	DATACK	-	ERROR	BUSY
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nai	me	Т	ype	Reset	t I	Descriptio	n						
	31:7		rese	rund	r	RO	0x00		Coffuero		ot roly o	n tha va	lue of e		hit To	aravida
	31.7		rese	rveu	r	κŪ	0000		Software compatibi							it should b
								I	oreserved	l across a	a read-n	nodify-w	rite oper	ration.		
	6		BUS	BSY	F	RO	0	I	Bus Busv							
									This bit sp	pecifies th	ne state	of the l <sup>2</sup>	Chus I	fset the	e bus is ł	NISV.
																ART and
								:	STOP coi	nditions.						
	5		IDI	E	F	RO	0	I	<sup>2</sup> C Idle							
									This bit sr	pecifies th	ne l <sup>2</sup> C c	ontroller	state. If	set, the	controlle	er is idle;
									otherwise					,		,
	4		ARB	IST	F	RO	0		Arbitratior	n L ost						
	7			201			0						a ub itu a ti a		46	
									i his bit sp arbitratior							troller lost

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I <sup>2</sup> C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

### Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1		re	eserved	1	1	1	1	1	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	Î	1	1	rese	rved		1	I	1	1	ACK	STOP	START	RUN
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
E	Bit/Field Name 31:4 reserved			ame		Туре	Rese	t	Descriptic	on						
	31:4 reserved					WO	0x00		Software compatibi preservec	lity with	future pr	oducts,	the value	e of a re		provide it should be
	3		A	СК		WO	0		Data Ackı	nowledg	e Enable	9				
	3 АСК								When set by the ma						•	utomatically 8.
	2 STOP WO 0								Generate	STOP						
									When set decoding		-			TOP con	idition. S	ee field

Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3 on page 348.
0	RUN	WO	0	I <sup>2</sup> C Master Enable
				When set, allows the master to send or receive data. See field decoding

in Table 14-3 on page 348.

## Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Idle	0	Xa	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-op	perations.	NOP.
Master Transmit	х	х	0	0	1	SEND operation (master remains in Master Transmit state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).
	х	х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbinations	s not listed	are non-op	perations.	NOP.

Current	I2CMSA[0]		I2CMCS[3:0]           STOP         START           0         0           1         0           1         0           1         0           1         0           1         0           1         0           1         1           0         1           0         1           0         1           0         1           0         1           0         1           0         1           0         1           0         1           0         1	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Master Receive	х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). <sup>b</sup>
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	erations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

# Register 3: I<sup>2</sup>C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C	Master	Data (	I2CMDF	र)												
Offse	t 0x008		002.0000													
туре	R/W, res	et 0x000	0.0000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I				I	rese	erved				1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							DA	ATA	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	٦	уре	Reset	D	escriptio	n						
	31:8		reser	ved		RO	0x00	CC	oftware s ompatibil reserved	ity with f	uture pr	oducts, f	the value	e of a re		provide it should be
	7:0		DAT	Ā	F	R/W	0x00	D	ata Tran	sferred						
								D	ata trans	ferred d	uring tra	nsactior	า.			

# Register 4: I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C M Offse	laster 0 l t 0x00C R/W, res	base: 0x4 et 0x000			ŗ		05			22					17	
Г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			1 1	rese	rved	1	r r				1	<b>I</b> Tr	I PR	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
compa preser											future pr		the value	e of a re	d bit. To served b	provide it should be
	7:0		TP	R	I	R/W	0x1	S	CL Clock	Period						
								Т	his field :	specifies	the per	iod of th	e SCL c	lock.		
								S	CL_PRD	= 2*(2	1 + TP	R)*(SC	L_LP +	SCL_H	P)*CLK	_PRD
								w	here:							
								S	CL_PRD	is the S	CL line p	period (l <sup>2</sup>	<sup>2</sup> C clock	).		
								Т	PR is the	Timer F	Period re	gister va	alue (ran	ge of 1	to 255).	
								S	CL_LP is	the SC	L Low p	eriod (fix	(ed at 6			
								S	CL_HP is	the SC	L High p	eriod (fi	xed at 4	).		

# Register 5: I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C N Offse	Master 0 t et 0x010 R/W, res	base: 0> set 0x00		)									10	10	-	
1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								res	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
reserved												1	ı 1	T	1	ІМ
Туре	RO	RO	RO				RO	RO	RO		RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	me		Туре	Reset	C	escriptic	n						
	31:1		resei	rved		RO	0x00	с	oftware ompatibi reserveo	lity with	future pr	oducts,	the valu	e of a re		provide bit should b
	0		IN	Λ		R/W	0	Ir	nterrupt I	Mask						
													•	•		ontroller is promote

otherwise, the interrupt is masked.

June 04, 2008

# Register 6: I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

Offset	laster 0 b t 0x014 RO, rese		4002.0000 ).0000	)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	Î		1		1	1	г т 		erved		I	1	1 1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type RO													RIS			
· · · · · · · · · · · · · · · · · · ·										0	0	0	0	0	0	
	31:1		resei	rved		RO	0x00	C	oftware s ompatibil reserved	ity with t	future pr	oducts,	the value	e of a re		provide bit should
	0		RI	S		RO	0	R	aw Interi	rupt Stat	tus					
									•			•			0,	of the I <sup>2</sup> C interrupt

not pending.

June 04, 2008

I2C Master Masked Interrupt Status (I2CMMIS)

# Register 7: I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

120	maotor	maona		apr 010			/									
Offse	/laster 0 l et 0x018 RO, rese		4002.0000 0.0000	1												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,				r r	res	erved	1		1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												1	1	MIS		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	ne	Т	уре	Rese	t C	escriptio	n						
	31:1		reser	rved		RO	0x00	с	oftware s ompatibi reserved	lity with f	uture pr	oducts, t	the value	e of a re		•
	0		MI	S		RO	0	N	lasked Ir	nterrupt \$	Status					
								Т	his bit sp	ecifies th	ie raw in	terrupt s	tate (afte	er maski	ng) of the	e l <sup>2</sup> C ma

This bit specifies the raw interrupt state (after masking) of the  $l^2C$  master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

# Register 8: I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C N Offse		base: 0x4	upt Clea 4002.0000 0.0000	-	(ICR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[			, ,		1	1	· · ·	re	served		i	i	1	1	î	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type R0													1	1	IC	
Type         RO         R													RO	RO	RO	wo
		0									0	0	0	0	0	0
E	Bit/Field		Nar	ne		Гуре	Reset	[	Descriptio	n						
	31:1		reser	ved		RO	0x00		Software s compatibil preserved	ity with f	future pr	oducts,	the valu	e of a re		provide bit should be
0 IC WO 0 Interrupt Clear																
												0		•		1 clears the upt state. A

read of this register returns no meaningful data.

June 04, 2008

I2C Master Configuration (I2CMCR)

# Register 9: I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

Offse	laster 0 t t 0x020 R/W, res		(4002.000) 00.0000	D													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[	r		T	1	1 1		r r	re	served	I	1	r	1 1	1 1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			•		rese	rved				•	SFE	MFE		reserved		LPBK	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
		eld Name Type Reset Description															
В	it/Field																
	31:6		rese	rved		RO	0x00			ity with f	future pr	oducts,	the valu	le of a res		provide bit should be	Э
	5		SF	ΞE	F	R/W	0		I <sup>2</sup> C Slave	Functior	n Enable	÷					
									This bit sp set, Slave							ve mode. If bled.	
	4		M	FE	F	R/W	0		I <sup>2</sup> C Maste	r Functio	on Enab	le					
								:		er mode	is enabl	ed; othe				ster mode. I isabled and	
	3:1		rese	rved	l	RO	0x00		Software s compatibil preserved	ity with f	future pr	oducts,	the valu	le of a res		provide bit should be	Э
	0		LP	вк	F	R/W	0		I <sup>2</sup> C Loopb	ack							
									This bit sp Loopback configurat	mode. I	f set, the	e device	is put i	n a test m	ode loc		

June 04, 2008

# 14.6 Register Descriptions (I2C Slave)

The remainder of this section lists and describes the  $I^2C$  slave registers, in numerical order by address offset. See also "Register Descriptions ( $I^2C$  Master)" on page 344.

# Register 10: I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris<sup>®</sup>  $I^2C$  device on the  $I^2C$  bus.

I2C S Offse	Slave 0 b et 0x000		ddress 1002.0800 00.0000	(I2CSC	DAR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1			1	1 1	re	served	1	1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	reserved	1					1	1	OAR	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field	l	Na	me	I	Гуре	Rese	t I	Descript	ion						
	31:7		rese	rved		RO	0x00	(	compatil	oility with	n future p	on the va roducts, modify-w	the valu	ue of a re		provide bit should b
	6:0		OA	٩R	F	R/W	0x00	)	<sup>2</sup> C Slav	e Own A	ddress					
									This field	d specifie	es bits A	6 through	n A0 of t	he slave	address	s.

June 04, 2008

## Register 11: I<sup>2</sup>C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris<sup>®</sup> device detects its own slave address and receives the first data byte from the I<sup>2</sup>C master. The Receive Request (RREQ) bit indicates that the Stellaris<sup>®</sup> I<sup>2</sup>C device has received a data byte from an I<sup>2</sup>C master. Read one data byte from the I<sup>2</sup>C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris<sup>®</sup> I<sup>2</sup>C device is addressed as a Slave Transmitter. Write one data byte into the I<sup>2</sup>C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris<sup>®</sup>  $I^2C$  slave operation.

#### **Read-Only Status Register**

#### I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type RO, reset 0x0000.0000

71	-,																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		i	1	Ì		1	<b>1</b> 1	re	served		1	1	1	1	I	i i			
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	10	r	1	1	· · · ·	1	reserved		<u> </u>		1	1	1	FBR	TREQ	RREQ			
_																			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	Ū	0	0	Ū	0	0	Ū	Ū	Ū.	0		Ū	Ū	Ū		Ū			
E	Bit/Field		Nai	me		Туре	Reset		Descriptio	n									
						RO	0x00 Software should not rely on the value of a reserved bit. To												
	31:3			reserved			0x00									•			
									compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
									preserveu	across	a leau-i	nouny-w	nie ope	alion.					
	2		FBR		RO		0		First Byte	Receive	ed								
								Indicates that the first byte following the slave's own address is receive											
									This bit is o		,	•							
									when data					-		cica			
								Note: This bit is not used for slave transmit operations.											
	1																		
			TREQ			RO	0	Transmit Request											
									This bit sp	ecifies	the state	of the l <sup>i</sup>	<sup>2</sup> C slave	with rec	ards to	outstand			
									transmit re										
								t	transmitte	r and us	ses clock	stretchi	ng to de	lay the r	naster u	ntil data l			
									been writte		e I2CSD	R registe	er. Other	wise, the	ere is no	outstand			
								1	transmit re	equest.									

Bit/Field	Name	Туре	Reset	Description
0	RREQ	RO	0	Receive Request This bit specifies the status of the $I^2C$ slave with regards to outstanding receive requests. If set, the $I^2C$ unit has outstanding receive data from the $I^2C$ master and uses clock stretching to delay the master until the data has been read from the <b>I2CSDR</b> register. Otherwise, no receive data is outstanding.

### Write-Only Control Register

I2C S Offse		ase: 0x4	//Status 002.0800 0.0000	(12CSC	CSR)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[			1	1	1	ĺ	i i	re	served			Ì	1	İ	Î	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[	reserved												DA					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO		
Reset E	o Bit/Field	0	o Nai	o me	0	0 Type	0 Reset	0	0 Descriptio	0 n	0	0	0	0	0	0		
31:1			reserved		RO		0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	0	DA		WO		0		Device Active Value Description										
									· · · · · · · · · · · · · · · · · · ·									

- 0 Disables the I<sup>2</sup>C slave operation.
- 1 Enables the I<sup>2</sup>C slave operation.

# Register 12: I<sup>2</sup>C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C	Slave I	Data (I	2CSDR	.)													
Offse	Blave 0 ba t 0x008 R/W, res		002.0800 00.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[			Î	Î	1	Î	1 1		erved		ĺ	Î	i I	T	Î	Î	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[			1	rese	I erved	1	1 I				1	D/	I ATA	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Na	me		Туре	Reset	D	escriptio	n							
	31:8		rese	rved		RO	0x00	CC	oftware s ompatibil reserved	ity with	future pi	oducts,	the valu	e of a re		provide bit should l	эе
	7:0		DA	TA		R/W	0x0	D	ata for Ti	ransfer							
								his field c peration.	ontains	the data	for trans	sfer duri	ng a slav	ve receiv	e or transn	nit	

I2C Slave Interrupt Mask (I2CSIMR)

# Register 13: I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offse	Blave 0 ba et 0x00C R/W, res		002.0800 00.0000		·											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved	1		1			1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1			г т	ſ	reserved	1			1	1		1	DATAIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar	ne	٦	Гуре	Rese	t D	escriptio	n						
	31:1		reser	ved		RO	0x00	C	oftware s ompatibil reserved	ity with f	uture pr	oducts, f	the value	e of a re		provide bit should
	0		DAT	AIM	I	R/W	0	D	ata Inter	rupt Mas	sk					
						Т	his bit co	ontrols w	hether t	he raw ir	nterrupt	or data	receive	d and data		

This bit controls whether the raw interrupt for data received and data requested is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

# Register 14: I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

Offse	Blave 0 ba et 0x010 RO, rese		002.0800 0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	ı	ı 1	1	1	rese	rved I	ſ	I	1	ı 1	T	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	I	1	1	1	reserved	1	I	I	1	1	T	1	DATARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	-	Гуре	Rese	et De	escriptic	on						
	31:1		rese	rved		RO	0x00	cc	ompatibi	should n lity with f across	future pr	oducts,	the valu	e of a re		provide oit should be
	0		DAT	ARIS		RO	0	Da	ata Raw	/ Interrup	t Status					
								Tł		pecifies t		•	-			and data

This bit specifies the raw interrupt state for data received and data requested (prior to masking) of the  $I^2C$  slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

I2C Slave Masked Interrupt Status (I2CSMIS)

# Register 15: I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

Offse	et 0x014	ase: 0x40 et 0x0000			·	·										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	r	1				res	l erved	1		1	ı 1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	r	r	1		1 1	reserved	1	I		1	1	I	ſ	DATAMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Na	me	Т	уре	Reset	D	escriptio	n						
	Bit/Field 31:1		reserved RO		0x00	Software should not rely on the value of a reserved bit compatibility with future products, the value of a reserv preserved across a read-modify-write operation.						•				
	0		DATA	MIS		RO	0	D	ata Masl	ked Inter	rupt Sta	itus				
																ta requeste /as signale

cleared.

otherwise, an interrupt has not been generated since the bit was last

June 04, 2008

# Register 16: I<sup>2</sup>C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt. A read of this register returns no meaningful data.

I2C S Offse	Slave 0 ba et 0x018 WO, rese	ase: 0x4 et 0x000			·											
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				-	I	•		re	served		•			•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		1	1		reserve	d		1	1	1	1	1	DATAIC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nar			Гуре	Reset		Descriptio		- 4 4					
	31:1		reser			RO	0x00	(	preserved	ity with across	future pr a read-r	oducts,	the valu	e of a re		provide bit should be
	0		DAT	AIC		WO	0	l	Data Inter	rupt Cle	ar					
												-		•		eceived and it; otherwise,


it has no effect on the DATARIS bit value.

June 04, 2008

# 15 Pin Diagram

The LM3S628 microcontroller pin diagram is shown below.

### Figure 15-1. 48-Pin QFP Package Pin Diagram



LM3S628

# 16 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 16-1 on page 367 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 16-2 on page 369 lists the signals in alphabetical order by signal name.

Table 16-3 on page 370 groups the signals by functionality, except for GPIOs. Table 16-4 on page 372 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	ADC0	I	Analog	Analog-to-digital converter input 0.
2	ADC1	I	Analog	Analog-to-digital converter input 1.
3	ADC2	I	Analog	Analog-to-digital converter input 2.
4	ADC3	I	Analog	Analog-to-digital converter input 3.
5	RST	I	TTL	System reset input.
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
7	VDD	-	Power	Positive supply for I/O and some logic.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
10	OSC1	0	Analog	Main oscillator crystal output.
11	PC7	I/O	TTL	GPIO port C bit 7
12	PC6	I/O	TTL	GPIO port C bit 6
	CCP3	I/O	TTL	Capture/Compare/PWM 3
13	PC5	I/O	TTL	GPIO port C bit 5
	CCP1	I/O	TTL	Capture/Compare/PWM 1
14	PC4	I/O	TTL	GPIO port C bit 4
15	VDD	-	Power	Positive supply for I/O and some logic.
16	GND	-	Power	Ground reference for logic and I/O pins.
17	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive
18	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit
19	PA2	I/O	TTL	GPIO port A bit 2
	SSIClk	I/O	TTL	SSI clock
20	PA3	I/O	TTL	GPIO port A bit 3
	SSIFss	I/O	TTL	SSI frame
21	PA4	I/O	TTL	GPIO port A bit 4
	SSIRx	I	TTL	SSI module 0 receive

#### Table 16-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
22	PA5	I/O	TTL	GPIO port A bit 5
	SSITx	0	TTL	SSI module 0 transmit
23	VDD	-	Power	Positive supply for I/O and some logic.
24	GND	-	Power	Ground reference for logic and I/O pins.
25	PD0	I/O	TTL	GPIO port D bit 0
26	PD1	I/O	TTL	GPIO port D bit 1
27	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode this signal has IrDA modulation.
28	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode this signal has IrDA modulation.
29	PB0	I/O	TTL	GPIO port B bit 0
	CCP0	I/O	TTL	Capture/Compare/PWM 0
30	PB1	I/O	TTL	GPIO port B bit 1
	CCP2	I/O	TTL	Capture/Compare/PWM 2
31	GND	-	Power	Ground reference for logic and I/O pins.
32	VDD	-	Power	Positive supply for I/O and some logic.
33	PB2	I/O	TTL	GPIO port B bit 2
	I2CSCL	I/O	OD	I2C module 0 clock
34	PB3	I/O	TTL	GPIO port B bit 3
	I2CSDA	I/O	OD	I2C module 0 data
35	PEO	I/O	TTL	GPIO port E bit 0
36	PE1	I/O	TTL	GPIO port E bit 1
37	PC3	I/O	TTL	GPIO port C bit 3
	TDO	0	TTL	JTAG TDO and SWO
	SWO	0	TTL	JTAG TDO and SWO
38	PC2	I/O	TTL	GPIO port C bit 2
	TDI	1	TTL	JTAG TDI
39	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
40	PC0	I/O	TTL	GPIO port C bit 0
	TCK	1	TTL	JTAG/SWD CLK
	SWCLK	1	TTL	JTAG/SWD CLK
41	PB7	I/O	TTL	GPIO port B bit 7
	TRST	1	TTL	JTAG TRSTn
42	PB6	I/O	TTL	GPIO port B bit 6
43	PB5	I/O	TTL	GPIO port B bit 5
44	PB4	I/O	TTL	GPIO port B bit 4
45	ADC7	1	Analog	ADC 7 input
46	ADC6	1	Analog	ADC 6 input
47	ADC5	1	Analog	ADC 5 input

Pin Number	Pin Name	Pin Type	Buffer Type	Description
48	ADC4	I	Analog	ADC 4 input

## Table 16-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC0	1	I	Analog	Analog-to-digital converter input 0.
ADC1	2	I	Analog	Analog-to-digital converter input 1.
ADC2	3	I	Analog	Analog-to-digital converter input 2.
ADC3	4	I	Analog	Analog-to-digital converter input 3.
ADC4	48	I	Analog	ADC 4 input
ADC5	47	I	Analog	ADC 5 input
ADC6	46	I	Analog	ADC 6 input
ADC7	45	I	Analog	ADC 7 input
CCP0	29	I/O	TTL	Capture/Compare/PWM 0
CCP1	13	I/O	TTL	Capture/Compare/PWM 1
CCP2	30	I/O	TTL	Capture/Compare/PWM 2
CCP3	12	I/O	TTL	Capture/Compare/PWM 3
GND	8	-	Power	Ground reference for logic and I/O pins.
GND	16	-	Power	Ground reference for logic and I/O pins.
GND	24	-	Power	Ground reference for logic and I/O pins.
GND	31	-	Power	Ground reference for logic and I/O pins.
I2CSCL	33	I/O	OD	I2C module 0 clock
I2CSDA	34	I/O	OD	I2C module 0 data
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output.
PAO	17	I/O	TTL	GPIO port A bit 0
PA1	18	I/O	TTL	GPIO port A bit 1
PA2	19	I/O	TTL	GPIO port A bit 2
PA3	20	I/O	TTL	GPIO port A bit 3
PA4	21	I/O	TTL	GPIO port A bit 4
PA5	22	I/O	TTL	GPIO port A bit 5
PBO	29	I/O	TTL	GPIO port B bit 0
PB1	30	I/O	TTL	GPIO port B bit 1
PB2	33	I/O	TTL	GPIO port B bit 2
PB3	34	I/O	TTL	GPIO port B bit 3
PB4	44	I/O	TTL	GPIO port B bit 4
PB5	43	I/O	TTL	GPIO port B bit 5
PB6	42	I/O	TTL	GPIO port B bit 6
PB7	41	I/O	TTL	GPIO port B bit 7
PCO	40	I/O	TTL	GPIO port C bit 0

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PC1	39	I/O	TTL	GPIO port C bit 1
PC2	38	I/O	TTL	GPIO port C bit 2
PC3	37	I/O	TTL	GPIO port C bit 3
PC4	14	I/O	TTL	GPIO port C bit 4
PC5	13	I/O	TTL	GPIO port C bit 5
PC6	12	I/O	TTL	GPIO port C bit 6
PC7	11	I/O	TTL	GPIO port C bit 7
PDO	25	I/O	TTL	GPIO port D bit 0
PD1	26	I/O	TTL	GPIO port D bit 1
PD2	27	I/O	TTL	GPIO port D bit 2
PD3	28	I/O	TTL	GPIO port D bit 3
PEO	35	I/O	TTL	GPIO port E bit 0
PE1	36	I/O	TTL	GPIO port E bit 1
RST	5	I	TTL	System reset input.
SSIClk	19	I/O	TTL	SSI clock
SSIFss	20	I/O	TTL	SSI frame
SSIRx	21	I	TTL	SSI module 0 receive
SSITx	22	0	TTL	SSI module 0 transmit
SWCLK	40	I	TTL	JTAG/SWD CLK
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO
SWO	37	0	TTL	JTAG TDO and SWO
TCK	40	I	TTL	JTAG/SWD CLK
TDI	38	I	TTL	JTAG TDI
TDO	37	0	TTL	JTAG TDO and SWO
TMS	39	I/O	TTL	JTAG TMS and SWDIO
TRST	41	I	TTL	JTAG TRSTn
UORx	17	I	TTL	UART module 0 receive
UOTx	18	0	TTL	UART module 0 transmit
UlRx	27	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	28	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
VDD	7	-	Power	Positive supply for I/O and some logic.
VDD	15	-	Power	Positive supply for I/O and some logic.
VDD	23	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.

# Table 16-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC	ADC0	1	I	Analog	Analog-to-digital converter input 0.
	ADC1	2	I	Analog	Analog-to-digital converter input 1.
	ADC2	3	I	Analog	Analog-to-digital converter input 2.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	ADC3	4	I	Analog	Analog-to-digital converter input 3.
	ADC4	48	I	Analog	ADC 4 input
	ADC5	47	I	Analog	ADC 5 input
	ADC6	46	I	Analog	ADC 6 input
	ADC7	45	I	Analog	ADC 7 input
General-Purpose	CCP0	29	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	13	I/O	TTL	Capture/Compare/PWM 1
	CCP2	30	I/O	TTL	Capture/Compare/PWM 2
	CCP3	12	I/O	TTL	Capture/Compare/PWM 3
12C	I2CSCL	33	I/O	OD	I2C module 0 clock
	I2CSDA	34	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	40	I	TTL	JTAG/SWD CLK
	SWDIO	39	I/O	TTL	JTAG TMS and SWDIO
	SWO	37	0	TTL	JTAG TDO and SWO
	TCK	40	I	TTL	JTAG/SWD CLK
	TDI	38	I	TTL	JTAG TDI
	TDO	37	0	TTL	JTAG TDO and SWO
	TMS	39	I/O	TTL	JTAG TMS and SWDIO
Power	GND	8	-	Power	Ground reference for logic and I/O pins.
	GND	16	-	Power	Ground reference for logic and I/O pins.
	GND	24	-	Power	Ground reference for logic and I/O pins.
	GND	31	-	Power	Ground reference for logic and I/O pins.
	LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
	VDD	7	-	Power	Positive supply for I/O and some logic.
	VDD	15	-	Power	Positive supply for I/O and some logic.
	VDD	23	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
SSI	SSIClk	19	I/O	TTL	SSI clock
	SSIFss	20	I/O	TTL	SSI frame
	SSIRx	21	I	TTL	SSI module 0 receive
	SSITx	22	0	TTL	SSI module 0 transmit
System Control & Clocks	OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	10	0	Analog	Main oscillator crystal output.
	RST	5	I	TTL	System reset input.
	TRST	41	I	TTL	JTAG TRSTn
UART	UORx	17	I	TTL	UART module 0 receive
	UOTx	18	0	TTL	UART module 0 transmit
	UlRx	27	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	UlTx	28	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

#### Table 16-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PB0	29	CCP0	
PB1	30	CCP2	
PB2	33	I2CSCL	
PB3	34	I 2CSDA	
PB4	44		
PB5	43		
PB6	42		
PB7	41	TRST	
PC0	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	CCP1	
PC6	12	CCP3	
PC7	11		
PD0	25		
PD1	26		
PD2	27	UlRx	
PD3	28	UlTx	
PE0	35		
PE1	36		

# **17 Operating Characteristics**

#### **Table 17-1. Temperature Characteristics**

Characteristic <sup>a</sup>	Symbol	Value	Unit
Industrial operating temperature range	T <sub>A</sub>	-40 to +85	°C
Extended operating temperature range	T <sub>A</sub>	-40 to +105	°C

a. Maximum storage temperature is 150°C.

#### Table 17-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	Θ <sub>JA</sub>	50	°C/W
Average junction temperature <sup>b</sup>	TJ	$T_{A} + (P_{AVG} \bullet \Theta_{JA})$	°C
Maximum junction temperature	T <sub>JMAX</sub>	115 c	°C

a. Junction to ambient thermal resistance  $\theta_{\text{JA}}$  numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

c. T<sub>JMAX</sub> calculation is based on power consumption values and conditions as specified in "Power Specifications" on page 383 of the data sheet.

# **18 Electrical Characteristics**

# **18.1 DC Characteristics**

### 18.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

#### Table 18-1. Maximum Ratings

Characteristic <sup>a</sup>	Symbol	Value	Unit
Supply voltage range (V <sub>DD</sub> )	V <sub>DD</sub>	0.0 to +3.6	V
Input voltage	V <sub>IN</sub>	-0.3 to 5.5	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA

a. Voltages are measured with respect to GND.

**Important:** This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V<sub>DD</sub>).

## 18.1.2 Recommended DC Operating Conditions

#### Table 18-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit		
V <sub>DD</sub>	Supply voltage	3.0	3.3	3.6	V		
V <sub>IH</sub>	High-level input voltage	2.0	-	5.0	V		
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.3	V		
V <sub>SIH</sub>	High-level input voltage for Schmitt trigger inputs	0.8 * V <sub>DD</sub>	-	V <sub>DD</sub>	V		
V <sub>SIL</sub>	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V <sub>DD</sub>	V		
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V		
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V		
I <sub>OH</sub>	High-level source current, V <sub>OH</sub> =2.4 V						
	2-mA Drive	2.0	-	-	mA		
	4-mA Drive	4.0	-	-	mA		
	8-mA Drive	8.0	-	-	mA		
I <sub>OL</sub>	Low-level sink current, V <sub>OL</sub> =0.4 V						
	2-mA Drive	2.0	-	-	mA		
	4-mA Drive	4.0	-	-	mA		
	8-mA Drive	8.0	-	-	mA		

# 18.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 18-3. LDO Regulator Characteristics
---

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>LDOOUT</sub>	Programmable internal (logic) power supply output value	2.25	-	2.75	V
	Output voltage accuracy	-	2%	-	%
t <sub>PON</sub>	Power-on time	-	-	100	μs
t <sub>ON</sub>	Time on	-	-	200	μs
t <sub>OFF</sub>	Time off	-	-	100	μs
V <sub>STEP</sub>	Step programming incremental voltage	-	50	-	mV
C <sub>LDO</sub>	External filter capacitor size for internal power supply	1.0	-	3.0	μF

### **18.1.4 Power Specifications**

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V<sub>DD</sub> = 3.3 V
- Temperature = 25°C

### Table 18-4. Detailed Power Specifications

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
I <sub>DD_RUN</sub>	Run mode 1 (Flash loop)	LDO = 2.50 V	95	110	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (Flash loop)	LDO = 2.50 V	60	75	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			
	Run mode 1 (SRAM loop)	LDO = 2.50 V	85	95	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (SRAM loop)	LDO = 2.50 V	50	60	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			
I <sub>DD_SLEEP</sub>	Sleep mode	LDO = 2.50 V	19	22	mA
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			

Parameter	Parameter Name	Conditions	Nom	Max	Unit
I <sub>DD_DEEPSLEEP</sub>	Deep-Sleep mode	LDO = 2.25 V	950	1150	μA
		Peripherals = All OFF			
		System Clock = MOSC/16			

### 18.1.5 Flash Memory Characteristics

#### Table 18-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles before failure <sup>a</sup>	10,000	100,000	-	cycles
T <sub>RET</sub>	Data retention at average operating temperature of 85°C (industrial) or 105°C (extended)	10	-	-	years
T <sub>PROG</sub>	Word program time	20	-	-	μs
T <sub>ERASE</sub>	Page erase time	20	-	-	ms
T <sub>ME</sub>	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

# **18.2 AC Characteristics**

# 18.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

#### Figure 18-1. Load Conditions



## 18.2.2 Clocks

 Table 18-6. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>ref_crystal</sub>	Crystal reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>ref_ext</sub>	External clock reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>pll</sub>	PLL frequency <sup>b</sup>	-	200	-	MHz
T <sub>READY</sub>	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

#### Table 18-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>IOSC</sub>	Internal oscillator frequency	7	12	22	MHz
f <sub>MOSC</sub>	Main oscillator frequency	1	-	8	MHz
t <sub>MOSC_per</sub>	Main oscillator period	125	-	1000	ns
f <sub>ref_crystal_bypass</sub>	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f <sub>ref_ext_bypass</sub>	External clock reference (PLL in BYPASS mode) <sup>a</sup>	0	-	50	MHz
f <sub>system_clock</sub>	System clock	0	-	50	MHz

a. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.

# 18.2.3 Analog-to-Digital Converter

#### Table 18-8. ADC Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V <sub>ADCIN</sub>	Maximum single-ended, full-scale analog input voltage	-	-	3.0	V
	Minimum single-ended, full-scale analog input voltage	-	-	0	V
	Maximum differential, full-scale analog input voltage	-	-	1.5	V
	Minimum differential, full-scale analog input voltage	-	-	-1.5	V
C <sub>ADCIN</sub>	Equivalent input capacitance	-	1	-	pF
Ν	Resolution	-	10	-	bits
f <sub>ADC</sub>	ADC internal clock frequency	14	16	18	MHz
t <sub>ADCCONV</sub>	Conversion time	-	-	16	t <sub>ADC</sub> cycles <sup>a</sup>
f ADCCONV	Conversion rate	875	1000	1125	k samples/s
INL	Integral nonlinearity	-	-	±1	LSB
DNL	Differential nonlinearity	-	-	±1	LSB
OFF	Offset	-	-	±1	LSB
GAIN	Gain	-	-	±1	LSB

a.  $t_{ADC}$ = 1/ $f_{ADC \ clock}$ 

# 18.2.4 I<sup>2</sup>C

### Table 18-9. I<sup>2</sup>C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
l1 <sup>a</sup>	t <sub>SCH</sub>	Start condition hold time	36	-	-	system clocks
l2 <sup>a</sup>	t <sub>LP</sub>	Clock Low period	36	-	-	system clocks
I3 <sup>b</sup>	t <sub>SRT</sub>	<code>I2CSCL/I2CSDA</code> rise time (V <sub>IL</sub> =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
I4 <sup>a</sup>	t <sub>DH</sub>	Data hold time	2	-	-	system clocks
I5 <sup>c</sup>	t <sub>SFT</sub>	I2CSCL/I2CSDA fall time (V <sub>IH</sub> =2.4 V to V <sub>IL</sub> =0.5 V)	-	9	10	ns
I6 <sup>a</sup>	t <sub>HT</sub>	Clock High time	24	-	-	system clocks
I7 <sup>a</sup>	t <sub>DS</sub>	Data setup time	18	-	-	system clocks
I8 <sup>a</sup>	t <sub>SCSR</sub>	Start condition setup time (for repeated start condition only)	36	-	-	system clocks

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
l9 <sup>a</sup>	t <sub>scs</sub>	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

- b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
- c. Specified at a nominal 50 pF load.

#### Figure 18-2. I<sup>2</sup>C Timing



## 18.2.5 Synchronous Serial Interface (SSI)

#### Table 18-10. SSI Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t <sub>clk_per</sub>	SSIClk cycle time	2	-	65024	system clocks
S2	t <sub>clk_high</sub>	SSIClk high time	-	1/2	-	t clk_per
S3	t <sub>clk_low</sub>	SSIC1k low time	-	1/2	-	t clk_per
S4	t <sub>clkrf</sub>	SSIClk rise/fall time	-	7.4	26	ns
S5	t <sub>DMd</sub>	Data from master valid delay time	0	-	20	ns
S6	t <sub>DMs</sub>	Data from master setup time	20	-	-	ns
S7	t <sub>DMh</sub>	Data from master hold time	40	-	-	ns
S8	t <sub>DSs</sub>	Data from slave setup time	20	-	-	ns
S9	t <sub>DSh</sub>	Data from slave hold time	40	-	-	ns

Figure 18-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement






Figure 18-4. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer








# 18.2.6 JTAG and Boundary Scan

#### Table 18-11. JTAG Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	f <sub>TCK</sub>	TCK operational clock frequency	0	-	10	MHz
J2	t <sub>TCK</sub>	TCK operational clock period	100	-	-	ns
J3	t <sub>TCK_LOW</sub>	TCK clock Low time	-	t <sub>TCK</sub>	-	ns
J4	<sup>t</sup> тск_нідн	TCK clock High time	-	t <sub>TCK</sub>	-	ns
J5	t <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	t <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	t <sub>TMS_SU</sub>	TMS setup time to TCK rise	20	-	-	ns
J8	t <sub>TMS_HLD</sub>	TMS hold time from TCK rise	20	-	-	ns
J9	t <sub>TDI_SU</sub>	TDI setup time to TCK rise	25	-	-	ns
J10	t <sub>TDI_HLD</sub>	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t <sub>TDO_ZDV</sub>		4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t <sub>TDO_DV</sub>		4-mA drive		14	25	ns
		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t <sub>TDO DVZ</sub>		4-mA drive		7	9	ns
_		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t <sub>TRST</sub>	TRST assertion time	100	-	-	ns
J15	t <sub>TRST_SU</sub>	TRST setup time to TCK rise	10	-	-	ns


#### Figure 18-6. JTAG Test Clock Input Timing



#### Figure 18-7. JTAG Test Access Port (TAP) Timing



#### Figure 18-8. JTAG TRST Timing



## 18.2.7 General-Purpose I/O

**Note:** All GPIOs are 5 V-tolerant.

Parameter	Parameter Name	Condition	Min	Nom	Мах	Unit
t <sub>GPIOR</sub>	GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t <sub>GPIOF</sub>	GPIO Fall Time (from 80% to 20% of $V_{DD}$ )	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

#### Table 18-12. GPIO Characteristics


### 18.2.8 Reset

#### Table 18-13. Reset Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V <sub>TH</sub>	Reset threshold	-	2.0	-	V
R2	V <sub>BTH</sub>	Brown-Out threshold	2.85	2.9	2.95	V
R3	T <sub>POR</sub>	Power-On Reset timeout	-	10	-	ms
R4	T <sub>BOR</sub>	Brown-Out timeout	-	500	-	μs
R5	T <sub>IRPOR</sub>	Internal reset timeout after POR	15	-	30	ms
R6	T <sub>IRBOR</sub>	Internal reset timeout after BOR <sup>a</sup>	2.5	-	20	μs
R7	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset ( $\overline{\mathtt{RST}}$ pin)	15	-	30	ms
R8	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset <sup>a</sup>	2.5	-	20	μs
R10	T <sub>IRLDOR</sub>	Internal reset timeout after LDO reset <sup>a</sup>	2.5	-	20	μs
R11	T <sub>VDDRISE</sub>	Supply voltage (V <sub>DD</sub> ) rise time (0 V-3.3 V)	-	-	100	ms

a. 20 \* t <sub>MOSC\_per</sub>


# Figure 18-9. External Reset Timing (RST)




#### Figure 18-10. Power-On Reset Timing




# Figure 18-11. Brown-Out Reset Timing




### Figure 18-12. Software Reset Timing



#### Figure 18-13. Watchdog Reset Timing




# Figure 18-14. LDO Reset Timing



# **19** Package Information

#### Figure 19-1. 48-Pin LQFP Package



**Note:** The following notes apply to the package drawing.

- 1. All dimensions are in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length "L" is measured at gage plane 0.25 mm above seating plane.

4. L/F: Eftec 64T Cu or equivalent, 0.127 mm (0.005") thick
---

Symbol	Packag	е Туре	Note			
	48LD	LQFP				
	MIN	MAX				
A	-	1.60				
A <sub>1</sub>	0.05	0.15				
A <sub>2</sub>	-	1.40				
D	9.0	00				
D <sub>1</sub>	7.0	00				
E	9.0	00				
E <sub>1</sub>	7.0	00				
L	0.0	60				
е	0.	50				
b	0.2	22				
theta	0° -	· 7°				
ddd	0.0	28				
ссс	0.0					
JEDEC F	JEDEC Reference Drawing					
Varia	tion Desig	nator	BBC			

# A Serial Flash Loader

# A.1 Serial Flash Loader

The Stellaris<sup>®</sup> serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

# A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

## A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris<sup>®</sup> device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35 ms.

## A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 296 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

# A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

### A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

## A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND\_SEND\_DATA (see "COMMAND\_SEND\_DATA (0x24)" on page 390).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

## A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

## A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

## A.4.1 COMMAND\_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

## A.4.2 COMMAND\_GET\_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

## A.4.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

# A.4.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

# A.4.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

# A.4.6 COMMAND\_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND\_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

# B Register Quick Reference

04	00	00		07	00	05	04	00	00	04		10	40	47	40
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			12		10	5	0	'	0	5	-	3	2	•	U
-	<b>Control</b> 400F.E000														
		t 0x000, res	et -												
D100, ( <b>)</b> p		VER													
			MA	JOR							MIN	I NOR			
PBORCTL	. type R/W	, offset 0x03			5			1							
	_,.,,		,		_										
						BO	RTIM							BORIOR	BORWT
LDOPCTL	., type R/W,	offset 0x03	34, reset 0	x0000.0000	1										
												I VA	\DJ		
RIS, type	RO, offset	0x050, rese	t 0x0000.0	0000											
		,													
									PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
IMC, type	R/W, offset	t 0x054, res	et 0x0000	.0000				1			1			1	1
									PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
MISC, typ	e R/W1C, o	ffset 0x058	, reset 0x0	0000.0000											
									PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	
RESC, typ	pe R/W, offs	set 0x05C, r	eset -	1											
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	e R/W, offse	et 0x060, res	set 0x0780	.3AC0											
				ACG		SYS	SDIV		USESYSDIV						
		PWRDN	OEN	BYPASS	PLLVER		X	ΓAL		OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
PLLCFG,	type RO, of	ffset 0x064,	reset -												
C	D					F							R		
DSLPCLK	CFG, type	R/W, offset	0x144, res	set 0x0780.	0000										
															IOSC
CLKVCLF	R, type R/W,	offset 0x1	50, reset 0	x0000.0000	)										
															VERCLR
LDOARS	Γ, type R/W,	offset 0x16	60, reset 0	x0000.0000				_				_			
															LDOARS
DID1, type		t 0x004, res	et -												
	VE	ĒR			FA	ъM						TNO			
									TEMP		PI	KG	ROHS	QL	JAL
DC0, type	RO, offset	0x008, rese	et 0x001F.	000F											
								MSZ							
							FLA	SHSZ							
DC1, type	RO, offset	0x010, rese	et 0x0001.	33BF											
															ADC
		YSDIV				MAXA	DCSPD	MPU		TEMPSNS	PLL	WDT	SWO	SWD	JTAG
DC2, type	RO, offset	0x014, rese	et 0x0007.	1013											
													TIMER2	TIMER1	TIMER0
			I2C0								SSI0			UART1	UART0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC3, type	RO, offset	0x018, res	et 0x8FFF.	0000											
32KHZ				CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
DC4, type	RO, offset	0x01C, res	set 0x0000.	001F											
													0710.0		
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGCU, ty	pe R/w, on	rset 0x100	, reset 0x00	000040											ADC
						MAXA	DCSPD					WDT			ADC
SCGC0. tv	pe R/W. off	set 0x110.	, reset 0x00	000040			200.2								
, . <b>,</b>	<b>p e e e e e e e e e e</b>	,													ADC
						MAXA	DCSPD					WDT			-
DCGC0, ty	vpe R/W, of	fset 0x120	, reset 0x00	0000040				1							
															ADC
						MAXA	DCSPD					WDT			
RCGC1, ty	vpe R/W, of	fset 0x104	, reset 0x00	000000											
													TIMER2	TIMER1	TIMERO
			I2C0								SSI0			UART1	UARTO
SCGC1, ty	pe R/W, off	set 0x114,	, reset 0x00	000000									TH. (	TH /	<b>TIN</b>
			12C0								SSI0		TIMER2	TIMER1 UART1	TIMER
	no B/M of	Faat 0x121		000000							5510			UARTI	UARTU
		ISEL UX 124	, reset 0x00										TIMER2	TIMER1	TIMER
			I2C0								SSI0		TIVILINZ	UART1	UARTO
RCGC2, ty	vpe R/W, of	fset 0x108	, reset 0x00	000000											
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, ty	pe R/W, off	set 0x118,	, reset 0x00	000000											
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, ty	vpe R/W, of	fset 0x128	, reset 0x00	000000											
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, ty	pe R/W, off	set 0x040,	, reset 0x00	000000											
												WDT			ADC
SRCR1 +	ne P/W off	Set 0v044	, reset 0x00	000000											
onon i, ty	Po 10 11, UI	551 07044,											TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UARTO
SRCR2, ty	pe R/W, off	set 0x048,	, reset 0x00	000000							1			1	
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Internal	Memory	/													
Flash R		(Flash	Control	Offset)											
			set 0x0000	.0000											
	, 01136														
								OFFSET							
FMD, type	R/W, offse	t 0x004, re	set 0x0000	.0000											
••							D/	ATA							
							D	ATA							

31 15	20								1						
15	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FMC, type	R/W, offset	t 0x008, re	eset 0x0000	0.0000											
							WR	KEY I				COMT	MERASE	ERASE	WRITE
	o PO offer	+ 0×000	reset 0x000	0.000									MEIVAGE	LIVAGE	WINIL
гокіз, іур	e RO, olise	st 0x000, i	lesel 0x000	0.0000											
														PRIS	ARIS
FCIM, type	R/W offse	t 0x010 m	eset 0x000	0.0000										1140	74.40
, . , . , . , . , . , . , . , .	,	,.													
														PMASK	AMASK
FCMISC, ty	/pe R/W1C,	, offset 0x	014, reset (	u 0x0000.000	0										
														PMISC	AMISC
Internal	Memory	,													
Flash Re			m Contro	ol Offset	)										
Base 0x40					·										
USECRL, ty	ype R/W, o	ffset 0x14	0, reset 0x3	31											
											U	SEC			
FMPRE, typ	pe R/W, off	set 0x130	, reset 0x80	000.FFFF											
							READ_	ENABLE							
							READ_	ENABLE							
FMPPE, typ	pe R/W, off	set 0x134	, reset 0x00	000.FFFF											
								ENABLE							
							PROG_	ENABLE							
GPIO Por GPIO Por GPIO Por	t A base: t B base: t C base:	0x4000.4 0x4000.5 0x4000.6	000 5000 5000	GPIOs	)										
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por	t A base: t B base: t C base: t D base: t E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 7000												
General GPIO Port GPIO Port GPIO Port GPIO Port GPIO Port	t A base: t B base: t C base: t D base: t E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 7000												
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por	t A base: t B base: t C base: t D base: t E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	000 000 000 000 7000				_				D	ATA			
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por	t A base: t B base: t C base: t D base: t E base: t, type R/W,	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x	000 5000 5000 7000 4000 000, reset (	D×0000.000							D	ATA			
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA	t A base: t B base: t C base: t D base: t E base: t, type R/W,	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x	000 5000 5000 7000 4000 000, reset (	D×0000.000							D	 ATA			
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA	t A base: t B base: t C base: t D base: t E base: t, type R/W,	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x	000 5000 5000 7000 4000 000, reset (	D×0000.000								ATA			
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA	t A base: t t B base: t t C base: t D base: t E base: t a, type R/W,	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400	000 5000 5000 7000 6000 000, reset 0	D×0000.000											
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA	t A base: t t B base: t t C base: t D base: t E base: t a, type R/W,	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400	000 5000 5000 7000 6000 000, reset 0	D×0000.000											
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA	t A base: t t B base: t t C base: t D base: t E base: t a, type R/W,	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400	000 5000 5000 7000 6000 000, reset 0	D×0000.000											
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA	t A base: t t B base: t C base: t D base: t E base: t E base: , type R/W, o pe R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400 ffset 0x404 set 0x404,	000 000 000 000 000, reset 0 0, reset 0x , reset 0x00	D×0000.000								DIR			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODIR, t GPIOIS, typ	t A base: t t B base: t C base: t D base: t E base: t E base: , type R/W, o pe R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400 ffset 0x404 set 0x404,	000 000 000 000 000, reset 0 0, reset 0x , reset 0x00	D×0000.000								DIR			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODIR, t GPIOIS, typ	t A base: t t B base: t C base: t D base: t E base: t E base: , type R/W, o pe R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 offset 0x400 ffset 0x404 set 0x404,	000 000 000 000 000, reset 0 0, reset 0x , reset 0x00	D×0000.000								DIR			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODIR, t GPIOIS, typ	t A base: t t B base: t C base: t D base: t E base: t E base: t, type R/W, off pe R/W, off	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 offset 0x4002.4 ffset 0x404 set 0x404	000 000 000 000, reset () 000, reset 0x , reset 0x0( 8, reset 0x1)	Dx0000.000								DIR DIR IS			
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODIR, t GPIOIS, ty GPIOIS, ty	t A base: t t B base: t C base: t D base: t E base: t E base: t, type R/W, off pe R/W, off	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 offset 0x4002.4 ffset 0x404 set 0x404	000 000 000 000, reset () 000, reset 0x , reset 0x0( 8, reset 0x1)	Dx0000.000							] ]     	DIR DIR IS BE			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIA, ty GPIOIS, ty GPIOIBE, t	t A base: t t B base: t C base: t E base: t E base: t E base: t ype R/W, off	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 offset 0x400 set 0x404 ffset 0x404 ffset 0x40	000 000 000 000, reset () 00, reset 0x , reset 0x0 8, reset 0x1 C, reset 0x	Dx0000.000							] ]     	DIR DIR IS			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIODIR, t GPIOIS, typ GPIOIBE, t	t A base: t t B base: t C base: t E base: t E base: t E base: t ype R/W, off	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 offset 0x400 set 0x404 ffset 0x404 ffset 0x40	000 000 000 000, reset () 00, reset 0x , reset 0x0 8, reset 0x1 C, reset 0x	Dx0000.000							] ]     	DIR DIR IS BE			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIA, ty GPIOIS, ty GPIOIBE, t	t A base: t t B base: t C base: t E base: t E base: t E base: t ype R/W, off	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 offset 0x400 set 0x404 ffset 0x404 ffset 0x40	000 000 000 000, reset () 00, reset 0x , reset 0x0 8, reset 0x1 C, reset 0x	Dx0000.000								DIR DIR IS BE EV			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODIR, t GPIOIS, typ GPIOIBE, t GPIOIEV, ty GPIOIEV, ty	t A base: t t B base: t C base: t D base: t E	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 (offset 0x400 (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404)	1000 1000 1000 1000 1000 1000 100, reset 0x 10, reset 0x00 18, reset 0x00 18, reset 0x00 10, reset 0	D×0000.000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000								DIR DIR IS BE			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIA, ty GPIOIS, ty GPIOIBE, t	t A base: t t B base: t C base: t D base: t E	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 (offset 0x400 (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404)	1000 1000 1000 1000 1000 1000 100, reset 0x 10, reset 0x00 18, reset 0x00 18, reset 0x00 10, reset 0	D×0000.000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000								DIR DIR IS BE EV			
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODIR, t GPIOIS, ty GPIOIS, ty GPIOIEV, ty GPIOIEV, ty	t A base: t t B base: t C base: t D base: t E	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 (offset 0x400 (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404) (ffset 0x404)	1000 1000 1000 1000 1000 1000 100, reset 0x 10, reset 0x00 18, reset 0x00 18, reset 0x00 10, reset 0	D×0000.000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000							1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	 )IR IS IS BE EV ME 			
GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODATA GPIOIA, ty GPIOIBE, ty GPIOIEV, ty GPIOIEV, ty GPIOIEV, ty	t A base: t t B base: t C base: t D base: t E	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 offset 0x400 ffset 0x404 ffset 0x404 ffset 0x404 ffset 0x404 ffset 0x410 fset 0x414	000         000           000         000           000, reset ()         000, reset ()           000, reset 0x         0           , reset 0x0         0	D×0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000							1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	DIR DIR IS BE EV			
GPIO Por GPIO Por GPIO Por GPIO Por GPIO Por GPIODATA GPIODIR, ty GPIOIS, ty GPIOIE, ty GPIOIEV, ty GPIOIEV, ty	t A base: t t B base: t C base: t D base: t E	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 offset 0x400 ffset 0x404 ffset 0x404 ffset 0x404 ffset 0x404 ffset 0x410 fset 0x414	000         000           000         000           000, reset ()         000, reset ()           000, reset 0x         0           , reset 0x0         0	D×0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000							1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	 )IR IS IS BE EV ME 			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOICR,	type W1C,	offset 0x4	1C, reset 0	x0000.0000											
												C			
GPIOAFS	EL, type R/	W, offset 0	x420, reset	-				1							
											AF	SEL			
GPIODR2	R, type R/W	/, offset 0x	500, reset (	0x0000.00F	F										
											DF	I RV2			
GPIODR4	R, type R/W	/, offset 0x	504, reset (	) 0x0000.000	0										
		,			-										
											DF	I RV4			
3PIODR8	R, type R/W	/ offset 0x	508. reset (	x0000.000	0			1							
		i, eneer ex													
											DF	1 RV8			
SPIOODR	R, type R/W,	offset 0x5	iOC, reset 0	x0000.0000				1				-			
	, .,														
											0	l DE			
PIOPUR	, type R/W,	offset 0x5	10. reset 0x	0000.00FF				I			-				
	, <b>, , , , ,</b>	eneer exe													
											P	l UE			
	, type R/W,	offset 0x5	14 reset 0x	0000 0000											
	, type 10 tt,	onset oxo	14, 10301 07												
											P	l DE			
	, type R/W,	offeet 0x5	18 reset 0v	0000 0000											
GFIOSER	, type 1.744,	Unset UX5	io, ieset ox												
											9	 RL			
	l, type R/W,	offect Ov5	1C reset 0												
SFIODEN	i, type iv <b>v</b> ,	Unset 0x5	ito, reset o	1											
											D	EN			
CRIORaria	phID4, type	PO offeet		oct 0x0000	0000										
SFIOPen	рпів4, туре	RO, Ulisei	L UXFDU, IE		0000										
											D	D4			
		DO offere			0000						F	04			
SPIOPeri	phID5, type	RO, onsei	t uxrD4, res		0000										
											D	D5			
CDIODori	phID6, type	PO offeet			0000						F	00			
SFIOPen	рпіве, туре	RO, Ulisei	L UXFD0, Tes		0000										
											D	  D6			
2DIOPort	phID7, type	RO offers		sot Ov0000	0000						F	20			
Griuperi	рпол, туре	RO, onsei	UXFDC, re	Sel 0X0000.											
											P	D7			
CRIODer	nhID0 tures	PO offer		Dat 0x0000	0064						P				
SPIOPeri	phID0, type	RU, OTISEI	UXFEU, POS	Set 0x0000.	0001										
											D	D0			
		DO -#-			0000						P	00			
SPIOPeri	phID1, type	RU, offset	uxr⊨4, res	set uxuuu0.	0000										
-		<b>DO 1</b>									P	D1			
SPIOPeri	phID2, type	RO, offset	t 0xFE8, res	set 0x0000.	0018										
											P	D2			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPeri	phID3, type	RO, offset	t 0xFEC, re	set 0x0000	.0001							1			
											PI	D3	1		
GPIOPCe	IIID0, type F	RO, offset (	0xFF0, rese	et 0x0000.0	00D										
											CI	D0			
GPIOPCe	IIID1, type F	RO, offset (	0xFF4, rese	et 0x0000.0	0F0										
											CI	D1			
GPIOPCe	IIID2, type F	RO, offset (	0xFF8, rese	et 0x0000.0	005										
											CI	 D2			
	IIID3, type F	20 offset (		 	0B1							02			
GFIOFCE	indo, type i	(O, Oliset (	UXITC, IES												
											CI	 D3			
Genera	I-Purpos	e Timer	s												
Timer0 b	ase: 0x40	03.0000													
	ase: 0x40 ase: 0x40														
	G, type R/W		000 reset 0	×0000 000	0										
		, onset ox			J										
														GPTMCFG	
GPTMTAN	MR, type R/	W, offset 0	x004, reset	0x0000.00	00		1					I			
												TAAMS	TACMR	TA	MR
GPTMTB	MR, type R/	W, offset 0	x008, reset	0x0000.00	00										
												TBAMS	TBCMR	ТВ	MR
GPTMCTI	, type R/W	offset 0x0	0C, reset 0	x0000.000	0										
	-														
	TBPWML	TBOTE			VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN
GPTMIMF	R, type R/W,	offset 0x0	18, reset 0	x0000.0000	)										
					CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOIM
COTMOIS	, type RO, o	offect 0x01	C rosot 0x	0000 0000	CBEIIW	CBIVIIIVI	TBTOIN					RICIW	CAEIW	CAIVIIIVI	TATOIN
GFTWIRIS	, type RO, t	Jiset 0x01	C, Teset UX												
					CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMIS	5, type RO,	offset 0x02	20, reset 0x	0000.0000										-	
					CBEMIS	CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOMI
GPTMICR	, type W1C	, offset 0x0	)24, reset 0	x0000.000	D		. 1								
					CBECINT	CBMCINT	TBTOCINT					RTCCINT	CAECINT	CAMCINT	TATOCIN
GPTMTAI	LR, type R/	W, offset 0	x028, reset	0x0000.FF	FF (16-bit	mode) and	0xFFFF.FFF	F (32-bit	mode)						
							TAIL								
							TAIL	.RL							
GPTMTBI	LR, type R/	W, offset 0	x02C, rese	t 0x0000.Fl	FFF										
								DI							
0071-7		D/H				0 h H			0 h k						
SPIMTA	wAICHR, ty	pe κ/W, of	rset ux030,	reset 0x00	JUU.FFFF (1	6-bit mode			32-bit mode)						
							TAM TAN								
							IAN								

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPTMTB	MATCHR, t	ype R/W, o	ffset 0x034	, reset 0x00	000.FFFF										
							TB	l MRL							
COTMTA		W		0.0000.000			10								
GPIMIA	PR, type R/	vv, onset u	xuso, reset		00										
											TAI	PSR			
GPTMTB	PR, type R/	W, offset 0	x03C, rese	t 0x0000.00	00										
											TBI	PSR			
GPTMTA	PMR, type I	R/W, offset	0x040, res	et 0x0000.0	000										
											TAP	I SMR			
COTMTO	DMD type	R/M offect	0×044 #00		1000										
GEIWITE	PMR, type	R/W, Olisel	0x044, res		,000			1							
											TBP	SMR			
GPTMTA	R, type RO,	offset 0x0	48, reset 0	x0000.FFFF	(16-bit mo	ode) and 0x	FFFF.FFFF	(32-bit mo	de)						
							TA	ARH							
							TA	ARL							
GPTMTB	R, type RO,	, offset 0x0	4C, reset 0	x0000.FFFI	F										
							TE	I BRL							
Matak	de a Time														
	dog Time 4000.0000														
WDTLOA	D, type R/V	V, offset 0x	000, reset	0xFFFF.FFF	F										
							WD	TLoad							
							WD	TLoad							
WDTVAL	UE, type R0	D, offset 0x	004, reset	0xFFFF.FF	FF										
							WDT	Value							
							WD1	Value							
WDTCTL	, type R/W,	offset 0x00	08. reset 0x	0000.0000											
	, . <b>, ,</b>														
														RESEN	INTEN
														RESEN	
WDTICR,	type WO, o	offset 0x00	C, reset -												
								FIntClr							
							WD	FIntClr							
WDTRIS,	type RO, o	ffset 0x010	), reset 0x0	000.000											
															WDTRIS
WDTMIS.	, type RO, o	offset 0x014	4, reset 0x0	0000.0000											
-															
															WDTMIS
MOTTO	T free Dfree		40												
WDITES	T, type R/W	, onset ux4	+18, reset 0	x0000.0000	,										
							STALL								
WDTLOC	K, type R/V	V, offset 0x	C00, reset	0x0000.000	0										
							WD.	TLock							
							WD.	TLock							
WDTPeri	phID4, type	RO, offset	t 0xFD0, res	set 0x0000.	0000										
	. , , , , , ,	,	., .												
												 D4			
		<b>DO</b>									PI	U4			
WDTPeri	phID5, type	RO, offset	UXFD4, res	set 0x0000.	0000										
											PI	D5			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WDTPeriphID	06, type R	O, offset	0xFD8, res	i set 0x0000.	.0000			1				1			
											Ρ	ID6			
NDTPeriphID	07, type R	O, offset	0xFDC, res	set 0x0000	.0000	_		-							
											P	ID7			
WDTPeriphID	00, type R	O, offset	0xFE0, res	et 0x0000.	0005							1			
WDTDerinhlD	M Arma D	0	0.4554	 	0049						P	ID0			
WDTPeriphIC	л, туре к	O, Oliset	UXFE4, Ies		0018										
											P	I ID1			
WDTPeriphID	02, type R	O, offset	0xFE8, res	i et 0x0000.	0018			I							
											Р	ID2			
WDTPeriphIC	03, type R	O, offset	0xFEC, res	set 0x0000	.0001										
											Ρ	ID3			
WDTPCellID0	), type RC	), offset (	)xFF0, rese	t 0x0000.0	00D										
											С	ID0			
WDTPCellID1	, type RO	, offset (	)xFF4, rese	t 0x0000.0	OFO										
											C	ID1			
WDTPCellID2	type RC	offset (	xFF8 rese	 	005						0				
	., type ne	, onoer e	, 1000												
											С	I ID2			
WDTPCellID3	3, type RC	, offset (	)xFFC, rese	t 0x0000.0	0B1			1							
									1		С	ID3	1		
Analog-to	-Digita	Conv	erter (AD	)C)											
Base 0x400	3.8000														
ADCACTSS,	type R/W,	offset 0	x000, reset	0x0000.00	00										
												ASEN3	ASEN2	ASEN1	ASEN0
ADCRIS, type	e RO, offs	et 0x004	, reset 0x00	000.0000											
												INR3	INR2	INR1	INR0
ADCIM, type	R/W. offe	et 0x008	reset 0x00	00.000									111172	INIXI	111110
	, 5113														
												MASK3	MASK2	MASK1	MASK0
ADCISC, type	e R/W1C,	offset 0x	00C, reset	0x0000.000	00							1	1		
												IN3	IN2	IN1	IN0
ADCOSTAT, t	ype R/W1	C, offset	0x010, res	et 0x0000.	0000										
												OV3	OV2	OV1	OV0
ADCEMUX, ty	ype R/W, o	offset 0x	014, reset 0	x0000.000	0										
														10	
	EMS					M2			EN	/11			EN	иU	
ADCUSTAT, t	ype R/W1	c, offset	UXU18, res	et ux0000.(	0000										
												111/2	111/2	111/4	111/0
												UV3	UV2	UV1	UV0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RI, type R/V						-			-		-	_		-
		,	-,		-										
		S	63			S	S2			SS	61			SS	60
ADCPSSI,	, type WO,	offset 0x02	8, reset -	I											
												SS3	SS2	SS1	SS0
ADCSAC,	type R/W,	offset 0x03	0, reset 0x	0000.0000											
														AVG	
ADCSSMI	UX0, type F	/W, offset	0x040, rese	et 0x0000.0	000										
		MUX7				MUX6				MUX5				MUX4	
		MUX3				MUX2				MUX1				MUX0	
ADCSSCT	TL0, type R	/W, offset 0	x044, reset	t 0x0000.00	00							-			
TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSFI	FO0, type F	RO, offset 0	x048, reset	t 0x0000.00	00										
										_					
				DATA DATA											
ADCSSFI	FO1, type F	RO, offset 0	x068, reset	t 0x0000.00	00										
											TA				
ADCCCT	FO2, type F	O offerst 0		0.0000.00	00					DA	IA				
ADCSSFI	го2, туре г	to, onset u	xuoo, resei		00										
										DA	ТΔ				
ADCSSEI	FO3, type F	20 offset 0	χ <b>0Δ8</b> rese	 t 0x0000 00	00					DA					
AB6661 II	, oo, type i		x0,1000												
										DA	TA	1			
ADCSSFS	STAT0, type	RO, offset	0x04C, res	set 0x0000.	0100										
			FULL				EMPTY		HF	PTR			TF	۲R	
ADCSSFS	STAT1, type	RO, offset	0x06C, res	set 0x0000.	0100										
			FULL				EMPTY		HF	PTR			TF	νTR	
ADCSSFS	STAT2, type	RO, offset	0x08C, res	set 0x0000.	0100										
			FULL				EMPTY		HF	PTR			TF	νTR	
ADCSSFS	STAT3, type	RO, offset	0x0AC, res	set 0x0000.	0100										
			FULL				EMPTY		HF	PTR			TF	۲R	
ADCSSMI	UX1, type F	2/W, offset	0x060, rese	et 0x0000.0	000										
	_													10.00	
		MUX3				MUX2				MUX1				MUX0	
ADCSSMI	UX2, type F	//W, offset (	Jx080, rese	et 0x0000.00	000										
		MUX2				MUYO				MUMA				MUYO	
ADCSSCT		MUX3	v064	t 0×0000 00	00	MUX2				MUX1				MUX0	
ADUSSUI	FL1, type R	ww, onset 0	AUD4, resei	00000.00	00										
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
	L2, type R					LINDZ	52	101	121	LINDI	וט	1.00	ILU	LINDU	50
	2, type R	, 011501 0	, 1636	. 5.0000.00											
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
	0	2.100	20			2.102	52			2.101	5.		0	2	50

04	00		00	07	00	05	04	00	00	04	00	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	16 0
	UX3, type R					0	0		Ŭ	Ū			_		Ŭ
	, .,,	.,													
														MUX0	
ADCSSC	FL3, type R/	W, offset (	)x0A4, rese	t 0x0000.00	002										
												TS0	IE0	END0	D0
ADCTML	B, type R/W,	offset 0x	100, reset 0	x0000.0000	)										
															LB
Univers	sal Asyno	chronou	is Recei	vers/Tra	nsmitter	s (UAR	ſs)								
UART0 b	base: 0x40	00.C000													
	base: 0x40														
UARTDR,	type R/W, o	offset 0x00	0, reset 0x	0000.0000											
				05	DE	PE									
		ture DO	offeet Ov0	OE	BE		FE				DF	ATA			
UARIRSI	R/UARTECR	, type RO,	offset uxu	U4, reset ux								1			
												OE	BE	PE	FE
	R/UARTECR	type WO	offset 0x0	04 reset 0	×0000 0000								DL	L L	15
OAITITO	UDANTEON	, type 110													
											D4	 ATA			
UARTER	type RO, of	fset 0x018	. reset 0x0	000.0090											
oratinit,	type ne, of		, 10001 0.0												
								TXFE	RXFF	TXFF	RXFE	BUSY			
UARTIBR	D, type R/W	. offset 0x	024. reset (	 0x0000.000	0										
-		,			-										
							DIV	I /INT							
UARTFB	RD, type R/V	V, offset 0	x028, reset	0x0000.000	00										
												DIVE	RAC		
UARTLCF	RH, type R/V	V, offset 0	x02C, reset	0x0000.00	00			•							
								SPS	WI	EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	, type R/W,	offset 0x0	30, reset 0:	x0000.0300								•			
						RXE	TXE	LBE							UARTEN
UARTIFL	S, type R/W,	offset 0x0	034, reset 0	x0000.0012	2			_				_			
											RXIFLSEL			TXIFLSEL	
UARTIM,	type R/W, of	ffset 0x03	8, reset 0x0	000.0000											
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS	, type RO, o	ffset 0x03	C, reset 0x	0000.000F											
			-		OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	, type RO, o	ffset 0x04	0, reset 0x0	0000.0000											
					051110	DELUG	DELUG	-	DTUG		DVI III D				
	4	. #			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR	, type W1C,	offset 0x0	044, reset 0	x0000.0000											
					0515	DEIG	DEIS	FEIG	DT/ C	71/10	DV//2				
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTPerip	hID4, type	RO, offse	t 0xFD0, re	set 0x0000	.0000										
											PI	D4			
UARTPerip	hID5, type	RO, offse	t 0xFD4, re	set 0x0000	.0000										
												D5			
UARTPerip	bID6 type	RO offee	t0vED8 ro	sot 0x0000	0000						FI	05			
oraren onp		110, 01100	( 0x1 20, 10												
											PI	D6			
UARTPerip	hID7, type	RO, offse	t 0xFDC, re	eset 0x0000	.0000			1							
											PI	D7			
UARTPerip	hID0, type	RO, offse	t 0xFE0, re	set 0x0000	.0011										
LIADTRaria	hID4 from	DO offer	4 0×FF4 ==		0000						PI	D0			
UARTPerip	יישיו, type	KU, Offse	ιυxr⊏4, re	set 0x0000											
											PI	 D1			
UARTPerip	hID2, type	RO, offse	t 0xFE8, re	set 0x0000	.0018			1							
											PI	D2			
UARTPerip	hID3, type	RO, offse	t 0xFEC, re	eset 0x0000	.0001	_		_	_	_	_	_		_	
											PI	D3			
UARTPCell	ID0, type I	RO, offset	0xFF0, res	et 0x0000.0	00D										
											CI	D0			
UARTPCell	ID1. type F	RO, offset	0xFF4, res	et 0x0000.0	0F0							20			
											CI	D1			
UARTPCell	ID2, type I	RO, offset	0xFF8, res	et 0x0000.0	005										
											CI	D2			
UARTPCell	ID3, type I	RO, offset	0xFFC, res	et 0x0000.0	0B1										
												D2			
0												D3			
Synchro SSI0 base			eriace (S	531)											
SSICR0, typ			, reset 0x00	000.000											
			so	CR				SPH	SPO	FI	RF		D	ss	
SSICR1, typ	pe R/W, of	fset 0x004	, reset 0x00	000.0000											
												SOD	MS	SSE	LBM
SSIDR, type	e R/W, offs	set 0x008, i	reset 0x000	00.0000											
								 ATA							
SSISR, type	e RO, offs	et 0x00C. r	eset 0x000	0.0003			10	1171							
, cype	, 01130														
											BSY	RFF	RNE	TNF	TFE
SSICPSR, t	ype R/W, o	offset 0x01	0, reset 0x	0000.0000							1			1	1
											CPSI	DVSR			


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIIM, typ	e R/W, offs	et 0x014, i	reset 0x000	0.0000				•							
												TXIM	RXIM	RTIM	RORIM
SSIRIS, ty	/pe RO, offs	et 0x018,	reset 0x000	0.0008				1							
												TXRIS	RXRIS	RTRIS	RORRIS
	/pe RO, offs	of 0x01C	rosot 0x00	00.0000								TARIS	RARIS	RIRIS	RURRIS
551W115, tj	pe KO, ons	Set UXUIC,	Teset 0x00	00.0000											
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, ty	/pe W1C, of	fset 0x020	), reset 0x0	000.0000				1							
-															
														RTIC	RORIC
SSIPeriph	nID4, type R	O, offset 0	xFD0, rese	t 0x0000.00	000			•							
											P	ID4			
SSIPeriph	nID5, type R	O, offset (	)xFD4, rese	t 0x0000.00	000										
											Р	ID5			
SSIPeriph	nID6, type R	O, offset C	0xFD8, rese	et 0x0000.00	000			1				1			
											P	ID6			
SSIPerinh	nID7, type R	0 offset (	XEDC rese	 	000							100			
con cripi		0, 011001 0													
											P	ID7			
SSIPeriph	nID0, type R	O, offset 0	)xFE0, rese	t 0x0000.00	)22			1							
											Р	ID0			
SSIPeriph	ID1, type R	O, offset 0	xFE4, rese	t 0x0000.00	000			-					-		
											P	ID1			
SSIPeriph	nID2, type R	O, offset (	)xFE8, rese	t 0x0000.00	)18			1							
SSIBarinh	nID3, type R	O offect (		+ 0×0000 00	001						P	ID2			
SSIFeripi	прэ, туре к	O, Oliset t	JAFEC, lese												
											P	I ID3			
SSIPCellII	D0, type RO	, offset 0x	(FF0, reset	0x0000.000	D			1							
											С	ID0			
SSIPCellI	D1, type RO	), offset 0x	FF4, reset	0x0000.00F	:0										
											С	ID1			
SSIPCellI	D2, type RO	), offset 0x	(FF8, reset	0x0000.000	5										
											С	ID2			
SSIPCellI	D3, type RO	), offset 0x	FFC, reset	0x0000.00E	31										
											С	ID3			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
nter-Ir	ntegrated	Circuit	(I <sup>2</sup> C) Inte	erface				1				1			
<sup>2</sup> C Ma			( -,												
	ster 0 base:	0x4002.0	0000												
2CMSA,	type R/W, o	ffset 0x00	0, reset 0x0	000.0000											
											SA	1			R/S
I2CMCS,	type RO, of	fset 0x004	, reset 0x00	000.0000											
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
2CMCS,	type WO, of	ffset 0x004	l, reset 0x0	000.0000			-								
												ACK	STOP	START	RUN
2CMDR,	type R/W, o	ffset 0x00	8, reset 0x0	0000.0000											
001/75-		- #	00								DA	ATA			
ZGM (PR	R, type R/W,	omset 0x0	uc, reset 0>	kUUUU.UO01											
											т	PR			
2011	, type R/W,	offect 0x01	10 rosot 0v	0000 0000								-K			
	, type 1011, 1	onset oxo	10, 10301 0X												
															IM
2CMRIS.	, type RO, o	ffset 0x014	4. reset 0x0	000.0000											
	, <b>, , ,</b> , , , , , , , , , , , , , , ,														
															RIS
I2CMMIS	, type RO, o	ffset 0x01	8, reset 0x0	000.0000											
															MIS
2CMICR	, type WO, c	offset 0x01	C, reset 0x	0000.0000											
															IC
2CMCR,	type R/W, o	ffset 0x02	0, reset 0x0	0000.0000											
										SFE	MFE				LPBK
	ntegrated	Circuit	(I <sup>2</sup> C) Inte	erface											
I <sup>2</sup> C Sla															
	ve 0 base:														
12CSOAR	R, type R/W,	offset 0x0	00, reset 0x	(0000.0000											
205050	type RO, c	ffeet 0v00	A resot Ove									OAR			
20303R	, type RO, C	MISEL UXUU	-, 18581 0XL												
													FBR	TREQ	RREG
2CSCSR	type WO, o	offset 0x00	)4. reset 0vi	0000.0000									1 Dix	THE G	
	., .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
															DA
2CSDR.	type R/W, o	ffset 0x008	3, reset 0x0	000.0000											
.,	. ,-														
											DA	I ATA			
2CSIMR,	, type R/W, o	offset 0x00	C, reset 0x	0000.0000				1							
															DATAI

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I2CSRIS, t	type RO, of	fset 0x010,	, reset 0x00	000.000											
															DATARIS
I2CSMIS,	type RO, o	ffset 0x014	, reset 0x00	000.0000											
															DATAMIS
I2CSICR, 1	type WO, o	ffset 0x018	, reset 0x0	000.000											
															DATAIC

# **C** Ordering and Contact Information

# C.1 Ordering Information



#### Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S628-IQN50	Stellaris <sup>®</sup> LM3S628 Microcontroller
LM3S628-IQN50(T)	Stellaris <sup>®</sup> LM3S628 Microcontroller
LM3S628-EQN50	Stellaris <sup>®</sup> LM3S628 Microcontroller
LM3S628-EQN50(T)	Stellaris <sup>®</sup> LM3S628 Microcontroller

# C.2 Kits

The Luminary Micro Stellaris<sup>®</sup> Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference\_design\_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris<sup>®</sup> microcontrollers before purchase:

http://www.luminarymicro.com/products/kits.html

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/development\_kits.html

See the Luminary Micro website for the latest tools available, or ask your Luminary Micro distributor.

# C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

# C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3