

LM3S6110 Microcontroller

DATA SHEET

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007-2008 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





Table of Contents

Revis	sion History	
Abou	It This Document	
Audie	nce	
About	t This Manual	
Relate	ed Documents	
Docun	mentation Conventions	
1	Architectural Overview	
1.1	Product Features	
1.2	Target Applications	
1.3	High-Level Block Diagram	
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
2	ARM Cortex-M3 Processor Core	
2.1	Block Diagram	
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.2	Embedded Trace Macrocell (ETM)	
2.2.3	Trace Port Interface Unit (TPIU)	
2.2.4	ROM Table	
2.2.5	Memory Protection Unit (MPU)	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3	Memory Map	40
4	Interrupts	
5	JTAG Interface	
5.1	Block Diagram	
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	
5.2.4	Operational Considerations	
5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6	System Control	
6.1	Functional Description	
6.1.1	Device Identification	

6.1.2	Reset Control	56
6.1.3	Power Control	
6.1.4	Clock Control	
6.1.5	System Control	
6.2	Initialization and Configuration	
6.3	Register Map	
6.4	Register Descriptions	
7	Internal Memory	
7 .1	Block Diagram	
7.2	Functional Description	
721	SRAM Memory	
7.2.1	Flash Memory	
7.3	Flash Memory Initialization and Configuration	
7.3.1	Flash Programming	
7.3.2	Nonvolatile Register Programming	
7.4	Register Map	
7.5	Flash Register Descriptions (Flash Control Offset)	
7.6	Flash Register Descriptions (System Control Offset)	
8	General-Purpose Input/Outputs (GPIOs)	
8.1	Functional Description	
8.1.1	Data Control	
8.1.2	Interrupt Control	
8.1.3	Mode Control Commit Control	
8.1.4 8.1.5	Pad Control	
8.1.6	Identification	
8.2	Initialization and Configuration	
8.3	Register Map	
8.4	Register Descriptions	
	-	
9	General-Purpose Timers	
9.1	Block Diagram	
9.2	Functional Description	
9.2.1	GPTM Reset Conditions	
9.2.2	32-Bit Timer Operating Modes	
9.2.3	16-Bit Timer Operating Modes	
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2	32-Bit Real-Time Clock (RTC) Mode	
9.3.3	16-Bit Innert Edge Count Mode	
9.3.4	16-Bit Input Edge Count Mode	
9.3.5	16-Bit DW/M Mode	
9.3.6	16-Bit PWM Mode	
9.4 0.5	Register Map	
9.5	Register Descriptions	
10	Watchdog Timer	
10.1	Block Diagram	
10.2	Functional Description	215

10.3	Initialization and Configuration	216
10.4	Register Map	216
10.5	Register Descriptions	217
11	Universal Asynchronous Receivers/Transmitters (UARTs)	238
11.1	Block Diagram	
11.2	Functional Description	239
11.2.1	Transmit/Receive Logic	
11.2.2	Baud-Rate Generation	
11.2.3	Data Transmission	
11.2.4	Serial IR (SIR)	
11.2.5	FIFO Operation	
11.2.6	Interrupts	
11.2.7	Loopback Operation	
11.2.8	IrDA SIR block	
11.3	Initialization and Configuration	
11.4	Register Map	
11.5	Register Descriptions	
	-	
12 12.1	Synchronous Serial Interface (SSI)	
	Block Diagram	
12.2	Functional Description	
12.2.1	Bit Rate Generation	
12.2.2	FIFO Operation	
12.2.3	Interrupts	
12.2.4	Frame Formats	
12.3	Initialization and Configuration	
12.4	Register Map	
12.5	Register Descriptions	
13	Ethernet Controller	
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	Internal MII Operation	
	5 1	
	MAC Configuration/Operation	
13.2.4	Interrupts	321
13.3	Initialization and Configuration	
13.4	Ethernet Register Map	
13.5	Ethernet MAC Register Descriptions	
13.6	MII Management Register Descriptions	341
14	Analog Comparators	360
14.1	Block Diagram	
14.2	Functional Description	361
14.2.1	Internal Reference Programming	
14.3	Initialization and Configuration	
14.4	Register Map	
14.5	Register Descriptions	
15	Pulse Width Modulator (PWM)	
15.1	Block Diagram	
	2.00. 2.23.0.	570

15.2	Functional Description	374
15.2.1	PWM Timer	374
15.2.2	PWM Comparators	374
15.2.3	PWM Signal Generator	375
15.2.4	Dead-Band Generator	376
15.2.5	Interrupt Selector	377
15.2.6	Synchronization Methods	377
15.2.7	Fault Conditions	377
15.2.8	Output Control Block	377
15.3	Initialization and Configuration	377
15.4	Register Map	378
15.5	Register Descriptions	
16	Pin Diagram	408
17	Signal Tables	410
17.1	100-Pin LQFP Package Pin Tables	
17.2	108-Pin BGA Package Pin Tables	
18	Operating Characteristics	
19	Electrical Characteristics	
19.1	DC Characteristics	
19.1.1	Maximum Ratings	
19.1.1	Recommended DC Operating Conditions	
19.1.2	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
19.1.3	Power Specifications	
	•	
19.1.5	Flash Memory Characteristics	
-		
19.2.1	Load Conditions	
19.2.2		
19.2.3	Analog Comparator	
19.2.4	Ethernet Controller	
19.2.5	Synchronous Serial Interface (SSI)	
	JTAG and Boundary Scan	
	General-Purpose I/O	
	Reset	445
20	Package Information	
Α	Serial Flash Loader	-
A.1	Serial Flash Loader	452
A.2	Interfaces	
A.2.1	UART	
A.2.2	SSI	452
A.3	Packet Handling	453
A.3.1	Packet Format	453
A.3.2	Sending Packets	453
A.3.3	Receiving Packets	453
A.4	Commands	454
A.4.1	COMMAND_PING (0X20)	
A.4.2	COMMAND_GET_STATUS (0x23)	454
A.4.3	COMMAND_DOWNLOAD (0x21)	454

A.4.4	COMMAND_SEND_DATA (0x24)	
	COMMAND_RUN (0x22)	
	COMMAND_RESET (0x25)	
В	Register Quick Reference	
С	Ordering and Contact Information	
C.1	Ordering Information	
C.2	Kits	
C.3	Company Information	
C.4	Support Information	

List of Figures

Figure 1-1.	Stellaris [®] 6000 Series High-Level Block Diagram	
Figure 2-1.	CPU Block Diagram	35
Figure 2-2.	TPIU Block Diagram	36
Figure 5-1.	JTAG Module Block Diagram	46
Figure 5-2.	Test Access Port State Machine	49
Figure 5-3.	IDCODE Register Format	54
Figure 5-4.	BYPASS Register Format	55
Figure 5-5.	Boundary Scan Register Format	55
Figure 6-1.	External Circuitry to Extend Reset	
Figure 6-2.	Power Architecture	60
Figure 6-3.	Main Clock Tree	62
Figure 7-1.	Flash Block Diagram	114
Figure 8-1.	GPIO Port Block Diagram	139
Figure 8-2.	GPIODATA Write Example	140
Figure 8-3.	GPIODATA Read Example	140
Figure 9-1.	GPTM Module Block Diagram	180
Figure 9-2.	16-Bit Input Edge Count Mode Example	184
Figure 9-3.	16-Bit Input Edge Time Mode Example	185
Figure 9-4.	16-Bit PWM Mode Example	186
Figure 10-1.	WDT Module Block Diagram	215
Figure 11-1.	UART Module Block Diagram	239
Figure 11-2.	UART Character Frame	
Figure 11-3.	IrDA Data Modulation	
Figure 12-1.	SSI Module Block Diagram	279
Figure 12-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 12-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 12-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	283
Figure 12-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 12-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	
Figure 12-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	285
Figure 12-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	285
Figure 12-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	286
-	MICROWIRE Frame Format (Single Frame)	287
Figure 12-11.	MICROWIRE Frame Format (Continuous Transfer)	288
Figure 12-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	288
Figure 13-1.	Ethernet Controller Block Diagram	
Figure 13-2.	Ethernet Controller	
Figure 13-3.	Ethernet Frame	319
Figure 14-1.	Analog Comparator Module Block Diagram	361
Figure 14-2.	Structure of Comparator Unit	362
Figure 14-3.	Comparator Internal Reference Structure	
Figure 15-1.	PWM Unit Diagram	
Figure 15-2.	PWM Module Block Diagram	
Figure 15-3.	PWM Count-Down Mode	
Figure 15-4.	PWM Count-Up/Down Mode	375
Figure 15-5.	PWM Generation Example In Count-Up/Down Mode	

Figure 15-6.	PWM Dead-Band Generator	. 376
Figure 16-1.	100-Pin LQFP Package Pin Diagram	. 408
Figure 16-2.	108-Ball BGA Package Pin Diagram (Top View)	. 409
Figure 19-1.	Load Conditions	438
Figure 19-2.	External XTLP Oscillator Characteristics	. 441
Figure 19-3.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	. 442
Figure 19-4.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	. 443
Figure 19-5.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	. 443
Figure 19-6.	JTAG Test Clock Input Timing	. 444
Figure 19-7.	JTAG Test Access Port (TAP) Timing	. 445
Figure 19-8.	JTAG TRST Timing	. 445
Figure 19-9.	External Reset Timing (RST)	. 446
Figure 19-10.	Power-On Reset Timing	. 446
Figure 19-11.	Brown-Out Reset Timing	. 446
Figure 19-12.	Software Reset Timing	. 447
Figure 19-13.	Watchdog Reset Timing	. 447
Figure 20-1.	100-Pin LQFP Package	. 448
Figure 20-2.	108-Ball BGA Package	. 450

List of Tables

Table 1.	Revision History	. 17
Table 2.	Documentation Conventions	. 19
Table 3-1.	Memory Map	. 40
Table 4-1.	Exception Types	. 42
Table 4-2.	Interrupts	. 43
Table 5-1.	JTAG Port Pins Reset State	. 47
Table 5-2.	JTAG Instruction Register Commands	. 52
Table 6-1.	System Control Register Map	. 65
Table 7-1.	Flash Protection Policy Combinations	115
Table 7-2.	Flash Resident Registers	117
Table 7-3.	Flash Register Map	118
Table 8-1.	GPIO Pad Configuration Examples	142
Table 8-2.	GPIO Interrupt Configuration Example	142
Table 8-3.	GPIO Register Map	143
Table 9-1.	Available CCP Pins	180
Table 9-2.	16-Bit Timer With Prescaler Configurations	183
Table 9-3.	Timers Register Map	189
Table 10-1.	Watchdog Timer Register Map	216
Table 11-1.	UART Register Map	244
Table 12-1.	SSI Register Map	289
Table 13-1.	TX & RX FIFO Organization	320
Table 13-2.	Ethernet Register Map	323
Table 14-1.	Comparator 0 Operating Modes	362
Table 14-2.	Comparator 1 Operating Modes	362
Table 14-3.	Comparator 2 Operating Modes	363
Table 14-4.	Internal Reference Voltage and ACREFCTL Field Values	363
Table 14-5.	Analog Comparators Register Map	365
Table 15-1.	PWM Register Map	378
Table 17-1.	Signals by Pin Number	410
Table 17-2.	Signals by Signal Name	414
Table 17-3.	Signals by Function, Except for GPIO	418
Table 17-4.	GPIO Pins and Alternate Functions	420
Table 17-5.	Signals by Pin Number	421
Table 17-6.	Signals by Signal Name	426
Table 17-7.	Signals by Function, Except for GPIO	430
Table 17-8.	GPIO Pins and Alternate Functions	432
Table 18-1.	Temperature Characteristics	434
Table 18-2.	Thermal Characteristics	434
Table 19-1.	Maximum Ratings	435
Table 19-2.	Recommended DC Operating Conditions	435
Table 19-3.	LDO Regulator Characteristics	436
Table 19-4.	Detailed Power Specifications	437
Table 19-5.	Flash Memory Characteristics	437
Table 19-6.	Phase Locked Loop (PLL) Characteristics	
Table 19-7.	Clock Characteristics	
Table 19-8.	Crystal Characteristics	438

Table 19-9.	Analog Comparator Characteristics	439
Table 19-10.	Analog Comparator Voltage Reference Characteristics	439
Table 19-11.	100BASE-TX Transmitter Characteristics	
Table 19-12.	100BASE-TX Transmitter Characteristics (informative)	439
Table 19-13.	100BASE-TX Receiver Characteristics	440
Table 19-14.	10BASE-T Transmitter Characteristics	440
Table 19-15.	10BASE-T Transmitter Characteristics (informative)	440
Table 19-16.	10BASE-T Receiver Characteristics	440
Table 19-17.	Isolation Transformers	440
Table 19-18.	Ethernet Reference Crystal	441
Table 19-19.	External XTLP Oscillator Characteristics	442
Table 19-20.	SSI Characteristics	442
Table 19-21.	JTAG Characteristics	443
Table 19-22.	GPIO Characteristics	445
Table 19-23.	Reset Characteristics	445
Table C-1.	Part Ordering Information	471

List of Registers

System Cor	ntrol	
Register 1:	Device Identification 0 (DID0), offset 0x000	67
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	69
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	70
Register 4:	Raw Interrupt Status (RIS), offset 0x050	71
Register 5:	Interrupt Mask Control (IMC), offset 0x054	
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	73
Register 7:	Reset Cause (RESC), offset 0x05C	74
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	75
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	80
Register 11:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	82
Register 12:	Device Identification 1 (DID1), offset 0x004	83
Register 13:	Device Capabilities 0 (DC0), offset 0x008	85
Register 14:	Device Capabilities 1 (DC1), offset 0x010	86
Register 15:	Device Capabilities 2 (DC2), offset 0x014	88
Register 16:	Device Capabilities 3 (DC3), offset 0x018	90
Register 17:	Device Capabilities 4 (DC4), offset 0x01C	92
Register 18:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	
Register 19:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	95
Register 20:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	96
Register 21:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	97
Register 22:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	99
Register 23:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	101
Register 24:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	103
Register 25:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	105
Register 26:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	107
Register 27:	Software Reset Control 0 (SRCR0), offset 0x040	109
Register 28:	Software Reset Control 1 (SRCR1), offset 0x044	110
Register 29:	Software Reset Control 2 (SRCR2), offset 0x048	112
Internal Me	mory	114
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	
Register 3:	Flash Memory Control (FMC), offset 0x008	
Register 4:	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	
Register 5:	Flash Controller Interrupt Mask (FCIM), offset 0x010	
Register 6:	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	
Register 7:	USec Reload (USECRL), offset 0x140	
Register 8:	Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	
Register 9:	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	
Register 10:	User Debug (USER_DBG), offset 0x1D0	
Register 11:	User Register 0 (USER_REG0), offset 0x1E0	
Register 12:	User Register 1 (USER_REG1), offset 0x1E4	
Register 13:	Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204	
Register 14:	Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	

Register 15:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	134
Register 16:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	135
Register 17:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	136
Register 18:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	137
General-Pur	pose Input/Outputs (GPIOs)	138
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	146
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	147
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	148
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	149
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	150
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	151
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	152
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	154
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	157
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	158
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	159
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	160
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	161
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	162
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	163
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	
Register 20:	GPIO Commit (GPIOCR), offset 0x524	165
Register 21:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	167
Register 22:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	168
Register 23:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	169
Register 24:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	170
Register 25:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	171
Register 26:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	172
Register 27:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	173
Register 28:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	174
Register 29:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	175
Register 30:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	176
Register 31:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	177
Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	178
General-Pur	pose Timers	179
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	
.		

Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	207
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	211
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	212
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	213
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	214
Watchdog T	ïmer	215
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	226
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	227
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	228
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	229
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	230
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	231
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	232
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	233
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	234
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	235
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	237
Universal A	synchronous Receivers/Transmitters (UARTs)	238
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	248
Register 3:	UART Flag (UARTFR), offset 0x018	250
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	252
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	253
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	254
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	255
Register 8:	UART Control (UARTCTL), offset 0x030	257
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	259
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	261
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 14:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 15:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 16:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 17:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 18:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	271

Register 19:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	. 272
Register 20:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	273
Register 21:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	274
Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	275
Register 23:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	276
Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 25:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	
Synchronou	Is Serial Interface (SSI)	279
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x008	
Register 4:	SSI Status (SSISR), offset 0x00C	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	
-	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 13: Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	
-	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	
Register 15:		
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	
	ntroller	
Register 1:	Ethernet MAC Raw Interrupt Status (MACRIS), offset 0x000	
Register 2:	Ethernet MAC Interrupt Acknowledge (MACIACK), offset 0x000	
Register 3:	Ethernet MAC Interrupt Mask (MACIM), offset 0x004	
Register 4:	Ethernet MAC Receive Control (MACRCTL), offset 0x008	
Register 5:	Ethernet MAC Transmit Control (MACTCTL), offset 0x00C	
Register 6:	Ethernet MAC Data (MACDATA), offset 0x010	
Register 7:	Ethernet MAC Individual Address 0 (MACIA0), offset 0x014	333
Register 8:	Ethernet MAC Individual Address 1 (MACIA1), offset 0x018	
Register 9:	Ethernet MAC Threshold (MACTHR), offset 0x01C	335
Register 10:	Ethernet MAC Management Control (MACMCTL), offset 0x020	336
Register 11:	Ethernet MAC Management Divider (MACMDV), offset 0x024	
Register 12:	Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C	338
Register 13:	Ethernet MAC Management Receive Data (MACMRXD), offset 0x030	339
Register 14:	Ethernet MAC Number of Packets (MACNP), offset 0x034	340
Register 15:	Ethernet MAC Transmission Request (MACTR), offset 0x038	. 341
Register 16:	Ethernet PHY Management Register 0 – Control (MR0), address 0x00	342
Register 17:	Ethernet PHY Management Register 1 – Status (MR1), address 0x01	
Register 18:	Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02	. 346

Register 19:	Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03	347
Register 20:	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04	348
Register 21:	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05	350
Register 22:	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06	
Register 23: Register 24:	Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10 Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17), address	
-	0x11	
Register 25:	Ethernet PHY Management Register 18 – Diagnostic (MR18), address 0x12	
Register 26:	Ethernet PHY Management Register 19 – Transceiver Control (MR19), address 0x13	
Register 27:	Ethernet PHY Management Register 23 – LED Configuration (MR23), address 0x17	358
Register 28:	Ethernet PHY Management Register 24 - MDI/MDIX Control (MR24), address 0x18	359
Analog Con	nparators	
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	366
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	367
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	368
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	369
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	370
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x40	370
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x60	
Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x24	
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x44	
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x64	
Pulse Width	Modulator (PWM)	373
Register 1:	PWM Master Control (PWMCTL), offset 0x000	
Register 2:	PWM Time Base Sync (PWMSYNC), offset 0x004	
Register 3:	PWM Output Enable (PWMENABLE), offset 0x008	
Register 4:	PWM Output Inversion (PWMINVERT), offset 0x00C	
Register 5:	PWM Output Fault (PWMFAULT), offset 0x010	
Register 6:	PWM Interrupt Enable (PWMINTEN), offset 0x014	
Register 7:	PWM Raw Interrupt Status (PWMRIS), offset 0x018	
Register 8:	PWM Interrupt Status and Clear (PWMISC), offset 0x01C	
Register 9:	PWM Status (PWMSTATUS), offset 0x020	
Register 10:	PWM0 Control (PWM0CTL), offset 0x040	
Register 11:	PWM0 Interrupt Enable (PWM0INTEN), offset 0x044	
Register 12:	PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	
Register 13:	PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C	
Register 14:	PWM0 Load (PWM0LOAD), offset 0x050	
Register 15:	PWM0 Counter (PWM0COUNT), offset 0x054	
Register 16:	PWM0 Compare A (PWM0CMPA), offset 0x054	
Register 17:	PWM0 Compare B (PWM0CMPB), offset 0x050	
Register 18:	PWM0 Generator A Control (PWM0GENA), offset 0x060	
Register 19:	PWM0 Generator B Control (PWM0GENB), offset 0x064	
Register 20:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x064	
Register 20:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	
Register 21:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x000	
register ZZ.	- The Dead-Dana I anny-Luge-Delay (I Trivide Di ALL), UISEL 00010	-01

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S6110 data sheet.

Table	1.	Revision	History
-------	----	----------	---------

Date	Revision	Description
March 2008	2550	Started tracking revision history.
April 2008	2881	The O _{JA} value was changed from 55.3 to 34 in the "Thermal Characteristics" table in the Operating Characteristics chapter.
		 Bit 31 of the DC3 register was incorrectly described in prior versions of the datasheet. A reset of 1 indicates that an even CCP pin is present and can be used as a 32-KHz input clock.
		 Values for I_{DD_HIBERNATE} were added to the "Detailed Power Specifications" table in the "Electrical Characteristics" chapter.
		The "Hibernation Module DC Electricals" table was added to the "Electrical Characteristics" chapter.
		 The maximum value on Core supply voltage (V_{DD25}) in the "Maximum Ratings" table in the "Electrical Characteristics" chapter was changed from 4 to 3.
		 The operational frequency of the internal 30-kHz oscillator clock source is 30 kHz ± 50% (prior datasheets incorrectly noted it as 30 kHz ± 30%).
		• A value of 0x3 in bits 5:4 of the MISC register (OSCSRC) indicates the 30-KHz internal oscillator is the input source for the oscillator. Prior datasheets incorrectly noted 0x3 as a reserved value.
		 The reset for bits 6:4 of the RCC2 register (OSCSRC2) is 0x1 (IOSC). Prior datasheets incorrectly noted the reset was 0x0 (MOSC).
		A note on high-current applications was added to the GPIO chapter:
		For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the VOL value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.
		A note on Schmitt inputs was added to the GPIO chapter:
		Pins configured as digital inputs are Schmitt-triggered.
		The Buffer type on the WAKE pin changed from OD to - in the Signal Tables.
		The "Differential Sampling Range" figures in the ADC chapter were clarified.
		The last revision of the datasheet (revision 2550) introduced two errors that have now been corrected:
		 The LQFP pin diagrams and pin tables were missing the comparator positive and negative input pins.
		- The base address was listed incorrectly in the FMPRE0 and FMPPE0 register bit diagrams.
		 Additional minor datasheet clarifications and corrections.

Date	Revision	Description
May 2008	2972	As noted in the PCN, three of the nine Ethernet LED configuration options are no longer supported: TX Activity (0x2), RX Activity (0x3), and Collision (0x4). These values for the LED0 and LED1 bit fields in the MR23 register are now marked as reserved.
		 As noted in the PCN, the option to provide VDD25 power from external sources was removed. Use the LDO output as the source of VDD25 input.
		 As noted in the PCN, pin 41 (ball K3 on the BGA package) was renamed from GNDPHY to ERBIAS. A 12.4-kΩ resistor should be connected between ERBIAS and ground to accommodate future device revisions (see "Functional Description" on page 317).
		 Additional minor datasheet clarifications and corrections.
July 2008	3108	Corrected resistor value in ERBIAS signal description.
		 Additional minor datasheet clarifications and corrections.
August 2008	3447	Added note on clearing interrupts to Interrupts chapter.
		Added Power Architecture diagram to System Control chapter.
		 Additional minor datasheet clarifications and corrections.

About This Document

This data sheet provides reference information for the LM3S6110 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris[®] Peripheral Driver Library User's Guide
- Stellaris[®] ROM User's Guide

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 19.

Table 2. Documentation Conventions

Notation	Meaning		
General Register No	General Register Notation		
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .		
bit	A single bit in a register.		
bit field	Two or more consecutive and related bits.		
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 40.		

Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.	
Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.	
This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.	
Software can read this field. The bit or field is cleared by hardware after reading the bit/field.	
Software can read this field. Always write the chip reset value.	
Software can read or write this field.	
Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.	
This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.	
Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.	
Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.	
This register is typically used to clear the corresponding bit in an interrupt register.	
Only a write by software is valid; a read of the register returns no meaningful data.	
This value in the register bit diagram shows the bit/field value after any reset, unless noted.	
Bit cleared to 0 on chip reset.	
Bit set to 1 on chip reset.	
Nondeterministic.	
Pin alternate function; a pin defaults to the signal without the brackets.	
Refers to the physical connection on the package.	
Refers to the electrical signal encoding of a pin.	
Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).	
Change the value of the signal from the logically True state to the logically False state.	
Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.	
Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.	
An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.	

Notation	Meaning
	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. All other numbers within register tables are assumed to be binary. Within conceptual information,
	binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S6000 series combines both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer, marking the first time that integrated connectivity is available with an ARM Cortex-M3 MCU and the only integrated 10/100 Ethernet MAC and PHY available in an ARM architecture MCU.

The LM3S6110 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

In addition, the LM3S6110 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S6110 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 471 for ordering information for Stellaris[®] family devices.

1.1 **Product Features**

The LM3S6110 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 25-MHz operation
 - Hardware-division and single-cycle-multiplication
 - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
 - 24 interrupts with eight priority levels

- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 64 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 16 KB single-cycle SRAM
- General-Purpose Timers
 - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
 - 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture

- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- 10/100 Ethernet Controller
 - Conforms to the IEEE 802.3-2002 Specification
 - Full- and half-duplex for both 100 Mbps and 10 Mbps operation
 - Integrated 10/100 Mbps Transceiver (PHY)
 - Automatic MDI/MDI-X cross-over correction
 - Programmable MAC address
 - Power-saving and power-down modes
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- UART
 - Fully programmable 16C550-type UART with IrDA support
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator allowing speeds up to 1.5625 Mbps

- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start-bit detection
- Line-break generation and detection
- Analog Comparators
 - Three independent integrated analog comparators
 - Configurable for output to: drive an output pin or generate an interrupt
 - Compare external pin input to external pin input or to internal programmable voltage reference
- PWM
 - One PWM generator blocks, each with one 16-bit counter, two comparators, a PWM generator, and a dead-band generator
 - One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
 - Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
 - PWM generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
 - Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified
 - Flexible output control block with PWM output enable of each PWM signal
 - PWM output enable of each PWM signal

- Optional output inversion of each PWM signal (polarity control)
- Optional fault handling for each PWM signal
- Synchronization of timers in the PWM generator blocks
- Synchronization of timer/comparator updates across the PWM generator blocks
- Interrupt status summary of the PWM generator blocks
- GPIOs
 - 8-35 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive
 - Low interrupt latency; as low as 6 cycles and never more than 12 cycles
 - Bit masking in both read and write operations through address lines
 - Pins configured as digital inputs are Schmitt-triggered.
 - Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops

- Software reset
- Watchdog timer reset
- Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial and extended temperature 100-pin RoHS-compliant LQFP package
- Industrial-range 108-ball RoHS-compliant BGA package

1.2 Target Applications

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 28 represents the full set of features in the Stellaris[®] 6000 series of devices; not all features may be available on the LM3S6110 microcontroller.




Figure 1-1. Stellaris[®] 6000 Series High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S6110 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 471.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 Processor Core (see page 34)

All members of the Stellaris[®] product family, including the LM3S6110 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 34 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

1.4.1.2 System Timer (SysTick) (see page 37)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 42)

The LM3S6110 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex[™]-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 24 interrupts.

"Interrupts" on page 42 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S6110 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. On the LM3S6110, PWM motion control functionality can be achieved through:

- Dedicated, flexible motion control hardware using the PWM pins
- The motion control features of the general-purpose timers using the CCP pins

PWM Pins (see page 373)

The LM3S6110 PWM module consists of one PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

CCP Pins (see page 185)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

For support of analog signals, the LM3S6110 microcontroller offers three analog comparators.

1.4.3.1 Analog Comparators (see page 360)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S6110 microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt .

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

1.4.4 Serial Communications Peripherals

The LM3S6110 controller supports both asynchronous and synchronous serial communications with:

- One fully programmable 16C550-type UART
- One SSI module
- Ethernet controller

1.4.4.1 UART (see page 238)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S6110 controller includes one fully programmable 16C550-type UARTthat supports data transfer speeds up to 1.5625 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 279)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S6110 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 Ethernet Controller (see page 316)

Ethernet is a frame-based computer networking technology for local area networks (LANs). Ethernet has been standardized as IEEE 802.3. It defines a number of wiring and signaling standards for the physical layer, two means of network access at the Media Access Control (MAC)/Data Link Layer, and a common addressing format.

The Stellaris® Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface device. The Ethernet Controller conforms to IEEE 802.3 specifications and fully supports 10BASE-T and 100BASE-TX standards. In addition, the Ethernet Controller supports automatic MDI/MDI-X cross-over correction.

1.4.5 System Peripherals

1.4.5.1 **Programmable GPIOs** (see page 138)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is comprised of seven physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 8-35 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 410 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

1.4.5.2 Three Programmable Timers (see page 179)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 215)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S6110 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 114)

The LM3S6110 static random access memory (SRAM) controller supports 16 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 115)

The LM3S6110 Flash controller supports 64 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 40)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S6110 controller can be found in "Memory Map" on page 40. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 45)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 56)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 408
- "Signal Tables" on page 410
- "Operating Characteristics" on page 434
- "Electrical Characteristics" on page 435
- "Package Information" on page 448

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex[™]-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram

Figure 2-1. CPU Block Diagram



2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 35. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex[™]-M3 Technical Reference Manual* does not apply to Stellaris[®] devices. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 36. This is similar to the non-ETM version described in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] *Cortex*[™]-*M*3 *Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S6110 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

Facilitates low-latency exception and interrupt handling

- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

2.2.6.1 Interrupts

The *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* describes the maximum number of interrupts and interrupt priorities. The LM3S6110 microcontroller supports 24 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris® devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	COUNTFLAG	R/W	0	Count Flag
				Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CLKSOURCE	R/W	0	Clock Source
				Value Description
				0 External reference clock. (Not implemented for Stellaris microcontrollers.)
				1 Core clock
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.
1	TICKINT	R/W	0	Tick Interrupt
				Value Description
				0 Counting down to 0 does not generate the interrupt request to the NVIC. Software can use the COUNTFLAG to determine if ever counted to 0.
				1 Counting down to 0 pends the SysTick handler.
0	ENABLE	R/W	0	Enable
				Value Description
				0 Counter disabled.
				1 Counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value

of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	W1C	-	Reload Value to load into the SysTick Current Value Register when the counter reaches 0.

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C	-	Current Value
				Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.
				This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S6110 controller is provided in Table 3-1 on page 40.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™*-M3 Technical Reference Manual*.

Table 3-1. Memory Map^a

Start	End	Description	For details on registers, see page
Memory			
0x0000.0000	0x0000.FFFF	On-chip flash ^b	118
0x0001.0000	0x1FFF.FFFF	Reserved	-
0x2000.0000	0x2000.3FFF	Bit-banded on-chip SRAM ^c	118
0x2000.4000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x2207.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	114
0x2208.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer	217
0x4000.1000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	144
0x4000.5000	0x4000.5FFF	GPIO Port B	144
0x4000.6000	0x4000.6FFF	GPIO Port C	144
0x4000.7000	0x4000.7FFF	GPIO Port D	144
0x4000.8000	0x4000.8FFF	SSIO	290
0x4000.9000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	245
0x4000.D000	0x4001.FFFF	Reserved	-
Peripherals			I.
0x4002.0000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	144
0x4002.5000	0x4002.5FFF	GPIO Port F	144
0x4002.6000	0x4002.6FFF	GPIO Port G	144
0x4002.7000	0x4002.7FFF	Reserved	-
0x4002.8000	0x4002.8FFF	PWM	379
0x4002.9000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer0	190
0x4003.1000	0x4003.1FFF	Timer1	190
0x4003.2000	0x4003.2FFF	Timer2	190
0x4003.3000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	360
0x4003.D000	0x4004.7FFF	Reserved	-
0x4004.8000	0x4004.8FFF	Ethernet Controller	324

Start	End	Description	For details on registers, see page
0x4004.9000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash control	118
0x400F.E000	0x400F.EFFF	System control	66
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral B	us		I
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.3000	0xE000.DFFF	Reserved	-
0xE000.E000 0xE000.EFFF		Nested Vectored Interrupt Controller (NVIC)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	ARM® Cortex™-M3 Technical Reference Manual
0xE004.1000	0xFFFF.FFFF	Reserved	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 42 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 24 interrupts (listed in Table 4-2 on page 43).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You also can group priorities by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Exception Type	Vector Number	Priority ^a	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.

Table 4-1. Exception Types

Exception Type	Vector Number	Priority ^a	Description
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 43 lists the interrupts on the LM3S6110 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
0-15	-	Processor exceptions
16	0	GPIO Port A
17	1	GPIO Port B
18	2	GPIO Port C
19	3	GPIO Port D
20	4	GPIO Port E
21	5	UART0
22	6	Reserved
23	7	SSI0
24	8	Reserved
25	9	PWM Fault
26	10	PWM Generator 0
27-33	11-17	Reserved
34	18	Watchdog timer
35	19	Timer0 A
36	20	Timer0 B
37	21	Timer1 A
38	22	Timer1 B
39	23	Timer2 A
40	24	Timer2 B
41	25	Analog Comparator 0
42	26	Analog Comparator 1

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
43	27	Analog Comparator 2
44	28	System Control
45	29	Flash Control
46	30	GPIO Port F
47	31	GPIO Port G
48-57	32-41	Reserved
58	42	Ethernet Controller
59-63	43-47	Reserved

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram





5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 46. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 52 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 443 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 47. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 49.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.


5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 49. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.





5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 52.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 154) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 164) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 165) have been set to 1.

Recovering a "Locked" Device

Note: Performing the below sequence will cause the nonvolatile registers discussed in "Nonvolatile Register Programming" on page 117 to be restored to their factory default values. The mass erase of the flash memory caused by the below sequence occurs prior to the nonvolatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the \overline{RST} signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

- **12.** Release the \overline{RST} signal.
- 13. Wait 400 ms.
- **14.** Power-cycle the device.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 51. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Run Test Idle, Run Test Idle, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® *Cortex*TM-*M3 Technical Reference Manual* and the ARM® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011100111100, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register.

5.4 **Register Descriptions**

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 52. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register,

the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 55 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 55 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 55 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this

register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 55 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 54 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 54 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 54. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format




5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 55. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS

Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 55. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 56
- Local control, such as reset (see "Reset Control" on page 56), power (see "Power Control" on page 59) and clock control (see "Clock Control" on page 60)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 63

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see "RST Pin Assertion" on page 56.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 57.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 57.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 58.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 58.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 **RST** Pin Assertion

The external reset pin (\mathbb{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 45). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 19-9 on page 446.

6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the \overline{RST} input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the \overline{RST} input may be used with the circuit as shown in Figure 6-1 on page 57.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\overline{RST}) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 19-10 on page 446.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external \overline{RST} input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 19-11 on page 446.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 63). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 19-12 on page 447.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The watchdog reset timing is shown in Figure 19-13 on page 447.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register. Figure 6-2 on page 60 shows the power architecture.

Note: On the printed circuit board, use the LDO output as the source of VDD25 input. In addition, the LDO requires decoupling capacitors. See "On-Chip Low Drop-Out (LDO) Regulator Characteristics" on page 436.

Figure 6-2. Power Architecture



6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:

 Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.


- Main Oscillator (MOSC): The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 75).
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.

The internal system clock (SysClk), is derived from any of the four sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four (3 MHz \pm 30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

Figure 6-3 on page 62 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be programmatically enabled/disabled. The PWM clock signal is a synchronous divide by of the system clock to provide the PWM circuit with more range.

Figure 6-3. Main Clock Tree



a. Control provided by RCC register bit/field.

b. Control provided by RCC register bit/field or RCC2 register bit/field, if overridden with RCC2 register bit USERCC2.

c. Control provided by RCC2 register bit/field.d. Also may be controlled by DSLPCLKCFG when in deep sleep mode.

Note: The figure above shows all features available on all Stellaris® Fury-class devices.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the RCC register (see page 75) describes the available crystal choices and default programming values.

Software configures the RCC register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 79). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 75 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 75 and page 80).

6.1.4.5 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 19-6 on page 438). During the relock time, the affected PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC/RCC2** register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

■ **Deep-Sleep Mode.** Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.

- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the **Raw Interrupt Status (RIS**) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 65 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	67
0x004	DID1	RO	-	Device Identification 1	83
0x008	DC0	RO	0x003F.001F	Device Capabilities 0	85
0x010	DC1	RO	0x0010.709F	Device Capabilities 1	86
0x014	DC2	RO	0x0707.0011	Device Capabilities 2	88
0x018	DC3	RO	0x8F00.B7C3	Device Capabilities 3	90
0x01C	DC4	RO	0x5000.007F	Device Capabilities 4	92
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	69
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	70
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	109
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	110
0x048	SRCR2	R/W	0x0000000	Software Reset Control 2	112
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	71
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	72
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	73
0x05C	RESC	R/W	-	Reset Cause	74
0x060	RCC	R/W	0x078E.3AD1	Run-Mode Clock Configuration	75
0x064	PLLCFG	RO	-	XTAL to PLL Translation	79
0x070	RCC2	R/W	0x0780.2810	Run-Mode Clock Configuration 2	80
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	94
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	97

Offset	Name	Туре	Reset	Description	See page
0x108	RCGC2	R/W	0x0000000	Run Mode Clock Gating Control Register 2	103
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	95
0x114	SCGC1	R/W	0x0000000	Sleep Mode Clock Gating Control Register 1	99
0x118	SCGC2	R/W	0x0000000	Sleep Mode Clock Gating Control Register 2	105
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	96
0x124	DCGC1	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 1	101
0x128	DCGC2	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 2	107
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	82

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

Dev	ice Iden	tificatio	on 0 (DI	D0)													
Offse	e 0x400F.E et 0x000 RO, reset																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved		VER			res	erved	CLASS									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	MAJOR										-	MIN	NOR	-	-	-	
Type Reset	RO	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	
Bit/Field Name Type Reset Description																	
	31		reserv	ved	R	80	0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.								
30:28 VER RO 0x1						DID	0 Versio	n									
									field def umeric. T			-				number	
								Valu	ue Desc	ription							
								0x1	Seco	nd versi	ion of the	e DID0 re	egister fo	ormat.			
	27:24		reserv	ved	R	20	0x0	Soft	ware sho	ould not	relv on t	he value	of a res	erved bit	t To prov	/ide	
							ene -	com	patibility served ac	with fut	ure prod	ucts, the	value of	f a reserv			
	23:16		CLAS	SS	R	80	0x1	Dev	ice Class	S							
	The CLASS field value identifies the internal design fr sets are generated for all devices in a particular produ field value is changed for new product lines, for chan (for example, a remap or shrink), or any case where th fields require differentiation from prior devices. The v field is encoded as follows (all other encodings are re									r product or change here the 5. The va	t line. The es in fab MAJOR o lue of the	e CLASS process of MINOR					
								Valu	ue Desc	ription							
								0x1	Stella	aris® Fu	ry-class	devices.					
								0.01	Otone	uno© i u	ry-01033	ucvicco.					

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision
				This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Base Offse	0x400F.E t 0x030).7FFD	(1.2011	012)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1			1 1	rese	rved		1	1	1	I	T	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset			-	-	-	-			0	0	-	0		-	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				•			reser	ved	 I		•				BORIOR	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0
Resei	U	U	U	0	0	0	0	U	0	0	U	U	U	0	0	0
B	8it/Field		Name		Туре		Reset	Des	cription							
	31:2		reserved RC			0	0x0	com	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.						•	
	1		BORI	OR	R/	W	0	BOF	BOR Interrupt or Reset							
	·								bit cont et is signa				-		ontroller.	lf set, a
	0		reserv	ved	R	0	0	com		with fut	ure prod	ucts, the	value of	a reserv	t. To prov ved bit sł	

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$).

Base Offse) Powe 0x400F.E t 0x034 R/W, res	E000	DI (LDOI	PCTL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					rese	rved						•	VA	DJ	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Field Name Type Reset Description																
	31:6		reserv	ved	R	0	0	Software should not rely on the value of a reserved compatibility with future products, the value of a res preserved across a read-modify-write operation.						a reserv		
	5:0		VAD)J	R/	W	0x0	LDO Output Voltage								
										ts the on ld are pr			age. The	progran	nming va	lues for
								Val	ue	V _{OUT} (V))					
								0x0	00	2.50						
								0x0		2.45						
								0x0		2.40						
								0x0		2.35						
								0x0		2.30						
								0x0		2.25						
								0x06-0x3F Reserved 0x1B 2.75								
								0x1		2.75 2.70						
								0x1		2.70						
								0x1		2.60						
								0x1		2.55						

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Base Offse	/ Interru 0x400F.E t 0x050 RO, reset	000	us (RIS) .0000)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved			1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					PLLLRIS		rese	rved	1	BORRIS	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Field Name Type Reset Description																
	31:7		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	6		PLLLF	RIS	R	С	0			aw Interru et when th	•		ïmer ass	serts.		
	5:2		reserv	ved	R	C	0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	value of	a reserv		
	1		BORF	RIS	R	С	0	Brov	vn-Out F	Reset Rav	w Interru	upt Statu	S			
a brown-out condit from the brown-out								s bit is the raw interrupt status for any brown-out conditions. If set, rown-out condition is currently active. This is an unregistered signal n the brown-out detection circuit. An interrupt is reported if the BORIM in the IMC register is set and the BORIOR bit in the PBORCTL register cleared.								
	0		reserv	ved	R	С	0	com	patibility	ould not r with futu cross a re	re prod	ucts, the	value of	a reserv	•	

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask	Control	(IMC)
----------------	---------	-------

Base 0x400F.E000 Offset 0x054

Type R/W, re	eset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[1	1	Î	1 1		т т	reserved										
Т уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
I		1	1	1	reserved		1 I	-	-	PLLLIM	-	î 👘	i erved		BORIM	reserved		
_ L					1				L				1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0		
								Dee	Description									
В	Bit/Field Name Type Reset							Description										
31:7 reserved RO 0 So										ould not r	elv on t	he value	of a res	erved bi	t. To prov	/ide		
										with futu								
preserved acros											ead-mo	dify-write	operatio	on.				
	6	6 PLLLIM R/W					0		Lock In	errupt M	ack							
	0		FLL		D/1	vv	0			•								
									•	ifies whe				•				
										nterrupt. If set, an interrupt is generated if PLLLRIS in RIS prwise, an interrupt is not generated.								
								is se	et, other	vise, an i	nterrupi	l is not g	enerated	1.				
	5:2		rese	rved	R	С	0	Soft	ware sh	ould not r	ely on t	he value	of a res	erved bit	t. To prov	/ide		
								com	patibility	with futu	ire prod	ucts, the	value of	f a reserv				
								pres	erved a	cross a re	ead-mo	dify-write	operatio	on.				
	1		BOF	RIM	R/	N	0	Brow	vn-Out F	Reset Inte	errupt M	lask						
						This bit specifies whether a brow										_		
												ORRIS i						
										n interrup		•	•			5 001,		
												-						
	0		rese	rved	R	C	0			ould not r								
										with futu cross a re					ed bit sh	iould be		
								pres	eiveu a	JUS5 d 16	-au-11100	uny-wille	operation	JII.				

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 71).

Masked Interrupt Status and Clear (MISC)

Base 0x400F E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 7 6 15 13 12 11 10 9 8 5 4 3 2 0 14 1 reserved PLLLMIS BORMIS reserved reserved RO RO RO RO RO RO RO RO R/W1C RO RO RO RO R/W1C RO Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Type Reset 31:7 RO 0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 6 PLLLMIS R/W1C 0 PLL Lock Masked Interrupt Status This bit is set when the PLL T_{READY} timer asserts. The interrupt is cleared by writing a 1 to this bit. 5:2 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. BORMIS R/W1C 1 0 **BOR Masked Interrupt Status** The BORMIS is simply the BORRIS ANDed with the mask value, BORIM. 0 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Reset Cause (RESC)

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Base Offse	0x400F.E t 0x05C R/W, rese	000	30)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1		1 1	J		rese	rved			1	1 1	1		
Туре	RO	RO	RO	RO 0	RO	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO
Reset	0	0	0	0	0	0	0	0	0	0	U	0	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	rese	rved					LDO	SW	WDT	BOR	POR	EXT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-
E	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	5		LDO	С	R/	W	-	LDC	Reset							
									en set, in erated a			circuit h	as lost re	egulatior	and has	8
	4		SM	/	R/	W	-	Soft	ware Re	set						
								Whe	en set, in	dicates	a softwa	re reset	is the ca	use of th	e reset e	event
	3		WD	Т	R/	W	-	Wat	chdog Ti	mer Res	set					
								Whe	en set, in	dicates	a watcho	log rese	t is the c	ause of t	he reset	event.
	2		BOI	R	R/	W	_	Brov	wn-Out F	Reset						
								Whe	en set, in	dicates :	a brown-	out rese	t is the c	ause of	the reset	tevent
												outrood				
	1		PO	R	R/	W	-	Pow	er-On R	eset						
								Whe	en set, in	dicates	a power-	on reset	is the ca	ause of t	he reset	event.
	0		EX	т	R/	W	-	Exte	ernal Res	set						
									en set, in reset eve		an exteri	nal reset	(RST as	sertion)	is the ca	use of

July 25, 2008

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)

Offse	0x400F.E et 0x060 R/W, rese		E.3AD1		/											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		rese	l erved	1	ACG		SYS	DIV	r 1	USESYSDIV	reserved	USEPWMDIV		PWMDIV	1	reserved
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	reserved	BYPASS	reserved	1	ХТ	TAL	I	osc	SRC	res	erved	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	1	0	0	0	1
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:28		reser	ved	R	0	0x0	com	patibility	/ with futu	ure prod	he value ucts, the dify-write	value o	f a reserv	•	
	27		AC	G	R/	W	0	Auto	Clock	Gating						
								Gat	ing Con	trol (SC	GCn) reg	system gisters ar gisters if	nd Deep	o-Sleep-l	Node Cl	ock

Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The $\ensuremath{\textbf{RCGCn}}$ registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description
26:23	SYSDIV	R/W	0xF	System Clock Divisor
				Specifies which divisor is used to generate the system clock from the PLL output.
				The PLL VCO frequency is 400 MHz.
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)
				0x0 reserved reserved
				0x1 /2 reserved
				0x2 /3 reserved
				0x3 /4 reserved
				0x4 /5 reserved
				0x5 /6 reserved
				0x6 /7 reserved
				0x7 /8 25 MHz
				0x8 /9 22.22 MHz
				0x9 /10 20 MHz
				0xA /11 18.18 MHz
				0xB /12 16.67 MHz
				0xC /13 15.38 MHz
				0xD /14 14.29 MHz
				0xE /15 13.33 MHz
				0xF /16 12.5 MHz (default)
				When reading the Run-Mode Clock Configuration (RCC) register (see page 75), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.
22	USESYSDIV	R/W	0	Enable System Clock Divider
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.
21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
20	USEPWMDIV	R/W	0	Enable PWM Clock Divisor
				Use the PWM clock divider as the source for the PWM clock.

Bit/Field	Name	Туре	Reset	Description
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from the system clock.
				Value Divisor
				0x0 /2
				0x1 /4
				0x2 /8
				0x3 /16
				0x4 /32
				0x5 /64
				0x6 /64
				0x7 /64 (default)
16:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description		
9:6	XTAL	R/W	0xB	Crystal Valu	e	
					ecifies the crystal value attach r this field is provided below.	ned to the main oscillator. The
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4	3.5795	545 MHz
				0x5	3.686	64 MHz
				0x6	4	MHz
				0x7	4.09	6 MHz
				0x8	4.915	52 MHz
				0x9	51	MHz
				0xA	5.12	2 MHz
				0xB	6 MHz (n	eset value)
				0xC		4 MHz
				0xD		28 MHz
				0xE		MHz
				0xF	8.19	2 MHz
5:4	OSCSRC	R/W	0x1	Oscillator S	ource	
				Picks amon	g the four input sources for th	e OSC. The values are:
				Value Inpu	t Source	
				0x0 Mair	n oscillator	
				0x1 Inter	nal oscillator (default)	
				0x2 Inter	nal oscillator / 4 (this is neces	ssary if used as input to PLL)
				0x3 30 k	Hz internal oscillator	
3:2	reserved	RO	0x0	compatibility	ould not rely on the value of a with future products, the value of a cross a read-modify-write operation of the second se	ue of a reserved bit should be
1	IOSCDIS	R/W	0	Internal Osc	illator Disable	
				0: Internal c	scillator (IOSC) is enabled.	
				1: Internal c	scillator is disabled.	
0	MOSCDIS	R/W	1	Main Oscilla	ator Disable	
				0: Main osc	illator is enabled .	
				1: Main osc	illator is disabled (default).	

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 75).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation	(PLLCFG)
-------------------------	----------

Base 0x400F.E000

Offset 0x064 Type RO, reset -

Type	110,1030	L L														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1					1	· ·	rese	erved		1	1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	resei	rved				I	F		ı – – – –	I	Î		r	R	1	
Type Reset	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -						
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
:	31:14		reserv	/ed	R	0	0x0	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	vide hould be
	13:5		F		R	0	-		F Value		ne value	supplied	to the P	LL's F ir	iput.	
	4:0		R		R	0	-	PLL	R Value							

This field specifies the value supplied to the PLL's R input.

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the **RCC** equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the **RCC2** register occupy the same bit positions as they do within the **RCC** register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

Offse	0x400F.E0 t 0x070 R/W, reset		0.2810													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	USERCC2	rese	erved		r I	SYS	DIV2						reserved			
Type Reset	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14		12				8				4		2	1	0
[reserv		13 PWRDN2		11 BYPASS2	10	9 I I reser		7	6	5 OSCSRC2		3	Z rese		0
Туре	RO	RO	R/W	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	0	1	0	1	0	0	0	0	0	0	1	0	0	0	0
E	Bit/Field		Nam	e	Тур	be	Reset	Des	scription							
	24			200		A./	0	Lie								
	31		USER	502	R/\	/V	0		RCC2							
								Wh	en set, o	verrides	the RCC	register	r fields.			
	30:29		reserv	ved	R	C	0x0	con	npatibility	with fut	ure produ	ucts, the	of a rese value of a operatior	a reserv		
	28:23		SYSD	IV2	R/\	N	0x0F	Sys	tem Cloc	k Diviso	r					
								•	ecifies wh . output.	ich divis	or is use	d to gen	erate the	system	clock fro	om the
								The	PLL VC	O freque	ency is 4	00 MHz.				
								add muo the	litional div ch lower f RCC reg	visor val requenc ister SY	ues. This ies durin SDIV en	s permits og Deep coding o	er SYSDIN s the syste Sleep mo of 1111 pro provides	em clock de. For wides /1	k to be ri example	un at , where
	22:14		reserv	ved	R	C	0x0	con	npatibility	with fut	ure produ	ucts, the	of a rese value of a operatior	a reserv	•	
	13		PWRD	0N2	R/\	N	1	Pov	ver-Dowr	1 PLL						
								Wh	en set, p	owers do	own the I	PLL.				
	12		reserv	ved	R	C	0	con	npatibility	with fut	ure produ	ucts, the	of a rese value of a operatior	a reserv	•	
	11		BYPAS	SS2	R/\	N	1	Вур	ass PLL							
								Wh	en set, b	passes	the PLL	for the c	clock sour	ce.		

Run-Mode Clock Configuration 2 (RCC2)

Bit/Field	Name	Туре	Reset	Description
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	OSCSRC2	R/W	0x1	Oscillator Source
				Picks among the input sources for the OSC. The values are:
				Value Description
				0x0 Main oscillator (MOSC)
				0x1 Internal oscillator (IOSC)
				0x2 Internal oscillator / 4
				0x3 30 kHz internal oscillator
				0x7 Reserved
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000

Offset 0x144 Type R/W, reset 0x0780.0000

	<u>.</u>		~~	~~	c-		<u></u>	c ·			<i>c</i> ·	~ ~			<i>.</i> -	4.5
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved				DSDI	VORIDE						reserved			
Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved						DSOSCSR	ċ		rese	erved	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO
Reset	0	0	0	0	U	0	0	U	0	U	U	0	U	0	U	0
					-		-	_								
E	it/Field		Nan	ne	Тур	be	Reset	Des	cription							
	31:29		reser	ved	R	С	0x0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bi	t. To prov	/ide
											•	-	value of		ved bit sh	nould be
								pres	served a	cross a r	read-mo	dify-write	e operatio	on.		
	28:23		DSDIVC	RIDE	R/	W	0x0F	Divi	der Field	l Overrid	le					
								6-bi	t system	divider f	field to o	verride w	/hen Dee	en-Sleen	occurs v	with PI I
								runr						p cleep		
	00.7					~	00	0.4				h l		a second de la la	· •	d al a
	22:7		reser	vea	R	5	0x0						of a res			
													operatio			
	.		DOOOO		5.4			0								
	6:4		DSOSC	SRC	R/	vv	0x0		ck Sourc							
								Spe	cifies the	e clock s	ource du	uring De	ep-Sleep	mode.		
								Val	ue Desc	ription						
								0x0		RIDE						
											the the es	cillator o	lock sour	reo is do	no	
								0x1							ne.	
								UXI								
											12 MHz	oscillato	r as sour	ce.		
								0x3	30kH	lz						
									Use	30 kHz i	nternal o	oscillator				
								0x7	Rese	erved						
	3:0		reser	ved	R	С	0x0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bi	t. To prov	/ide
								com	patibility	with fut	ure prod	ucts, the	value of	a reserv	•	
								pres	served a	cross a r	read-mo	dify-write	e operatio	on.		

Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

Base Offse	ice Ide 0x400F t 0x004 RO, res		n 1 (DI	D1)												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		VE	ĒR	•		F	AM			•		PAR	TNO			'
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 1	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PINCOUNT				reserved	· ·			TEMP	•	Pł	kG	ROHS	QL	JAL
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO 1	RO -	RO -
В	lit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:28		VEI	R	R	0	0x1	DID	1 Versio	n						
								is nı	umeric. ⁻		e of the v			sion. The ded as fo		
								Val	ue Deso	cription						
								0x1	Seco	ond versi	on of the	e DID1 re	egister fo	ormat.		
	27:24		FAN	N	R	0	0x0	Fam	nily							
								Lum	inary M		uct portf	olio. The		the device s encode		
								Val	ue Deso	cription						
								0x0		aris famil mal part				t is, all de ⁄/3S.	vices wi	th
	23:16		PART	NO	R	0	0x74	Part	Numbe	r						
														rice withir		
								Valı	ue Deso	cription						
								0x7	4 LM3	S6110						
	15:13		PINCO	UNT	R	0	0x2	Pac	kage Pir	n Count						
														evice pac e reserve		ne value
								Vali	ue Deso	cription						
								0x2		pin or 10	8-ball na	ackade				
								0.11								

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	-	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Commercial temperature range (0°C to 70°C)
				0x1 Industrial temperature range (-40°C to 85°C)
				0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	-	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 SOIC package
				0x1 LQFP package
				0x2 BGA package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Base Offset	0x400F.E 0x008		s 0 (DC .001F	0)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ		I	I	I		Î	1 1	SRA	MSZ		1	I	1	I	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ		1	I	Î	r	r	1 1	FLAS	I SHSZ		ı –	I	Î	ì	I	ì
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
:	31:16		SRAN	ISZ	R	0	0x003F		AM Size cates the	e size of	the on-c	hip SRA	M memo	ory.		
								Val 0x0	ue De 003F 16	scription KB of SI						
	15:0		FLASI	HSZ	R	0	0x001F		sh Size							
								Indi	cates the	e size of	the on-c	hip flash	memory	/.		
								Val		scription						
								0x0	01F 64	KB of Fl	ash					

Device Capabilities 1 (DC1)

Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Offse	0x400F.E0 t 0x010 RO, reset	000	709F	• /												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						reserved						PWM		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
ſ	15 I	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Туре	RO	MINSY RO	RO	RO	RO	RO	RO	RO	MPU RO	RO	rved RO	PLL RO	WDT RO	SWO RO	SWD RO	JTAG RO
Reset	0	1	1	1	0	0	0	0	1	0	0	1	1	1	1	1
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:21		reser	/ed	R	0	0	com		with futu	ure prod	ucts, the	value of	erved bit a reserv on.	•	
	20		PWI	М	R	0	1	PW	M Modul	e Preser	nt					
When set, indicates that the PWM module is present.																
	19:16		reserv	ved	R	0	0	com		with futu	ure prod	ucts, the	value of	erved bit a reserv on.	•	
	15:12		MINSYS	SDIV	R	0	0x7	Sys	tem Cloc	k Divide	r					
								hard		pendent	. See th	e RCC re	egister fo	The rese or how to		
								Val	ue Desc	ription						
								0x7	Spec	ifies a 2	5-MHz c	lock with	a PLL d	livider of	8.	
	11:8		reserv	RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
	7		MP	J	R	0	1	MP	J Presen	ıt						
								mod	lule is pre	esent. Se	e the AF			ry Protec hnical Re		
6:5 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.																

Bit/Field	Name	Туре	Reset	Description
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Base Offse	0x400F.E0 t 0x014 RO, reset	000	.0011	-)															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	•		reserved			COMP2	COMP1	COMP0		•	reserved			TIMER2	TIMER1	TIMER0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	•					reserved						SSI0		reserved		UART0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1			
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription										
	31:27		reserv	ed	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv					
	26		COMF	2	R	0	1	Ana	log Com	parator	2 Presen	t							
							When set, indicates that analog comparator 2 is present.												
25 COMP1 RO 1 Analog Comparator 1 Present																			
								When set, indicates that analog comparator 1 is present.											
	24		COMF	20	R	0	1	Ana	log Com	parator	0 Presen	t							
								Whe	en set, in	dicates	that anal	og comp	parator 0	is prese	nt.				
	23:19		reserv	ed	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv					
	18		TIME	२2	R	0	1	Time	er 2 Pres	sent									
								Whe	en set, in	dicates	that Gen	eral-Pur	pose Tin	ner modu	ıle 2 is p	resent.			
	17		TIME	٦1	R	0	1	Time	er 1 Pres	sent									
								Whe	en set, in	dicates	that Gen	eral-Pur	pose Tin	ner modu	ıle 1 is p	resent.			
	16		TIME	20	R	0	1	Time	er 0 Pres	sent									
								Whe	en set, in	dicates	that Gen	eral-Pur	pose Tin	ner modu	ıle 0 is p	resent.			
	15:5		reserv	ed	R	0	0	0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	4		SSIC)	R	0	1	SSI) Preser	nt									
								Whe	en set, in	dicates	that SSI	module	0 is pres	ent.					

Bit/Field	Name	Туре	Reset	Description
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

	-		S 3 (DC.	5)														
Offse	0x400F.E t 0x018 RO, rese		.B7C3															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	32KHZ		reserved		CCP3	CCP2	CCP1	CCP0				rese	rved		1			
Type Reset	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	PWMFAULT	reserved	C2PLUS	C2MINUS	reserved	C1PLUS	C1MINUS	C00	COPLUS	COMINUS		rese	rved		PWM1	PWM0		
Type Reset	RO 1	RO 0	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1		
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	scription									
	31		32KF	łΖ	R	0	1	32K	Hz Input	Clock Av	ailable							
									en set, in KHz inpu	dicates a t clock.	n even	CCP pin	is prese	nt and c	an be us	sed as a		
30:28 reserved RO 0 Software should not rely on the value of a reserved b compatibility with future products, the value of a reserved preserved across a read-modify-write operation.												a reserv						
	27 CCP3 RO 1 CCP3 Pin Present																	
								Wh	en set, in	dicates th	at Cap	ture/Con	npare/PV	VM pin 3	3 is pres	ent.		
	26		CCP	2	R	0	1	CCI	P2 Pin P	resent								
								Wh	en set, in	dicates th	at Cap	ture/Con	npare/PV	VM pin 2	2 is prese	ent.		
	25		CCP	21	R	0	1		P1 Pin P									
								Wh	en set, in	dicates th	at Cap	ture/Con	npare/PV	VM pin '	1 is prese	ent.		
	24		CCP	0	R	0	1	CCI	P0 Pin P	resent								
								Wh	en set, in	dicates th	at Cap	ture/Con	npare/PV	VM pin () is prese	ent.		
	23:16		reserv	ved	R	0	0	O Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	15		PWMFA	ULT	R	0	1	PWM Fault Pin Present										
								When set, indicates that the PWM Fault pin is present.										
	14		reserv	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	13		C2PL	US	R	0	1	C2+	Pin Pre	sent								
								Wh	en set, in	dicates the	at the a	nalog cor	mparator	2 (+) inp	out pin is	present.		

Bit/Field	Name	Туре	Reset	Description
12	C2MINUS	RO	1	C2- Pin Present
				When set, indicates that the analog comparator 2 (-) input pin is present.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	C1PLUS	RO	1	C1+ Pin Present
				When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present
				When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present
				When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present
				When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present
				When set, indicates that the analog comparator 0 (-) input pin is present.
5:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PWM1	RO	1	PWM1 Pin Present
				When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	PWM0 Pin Present
				When set, indicates that the PWM pin 0 is present.

Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

	t 0x01C RO, rese	et 0x5000	.007F														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved	EPHY0	reserved	EMAC0						rese	erved					•	
Type Reset	RO 0	RO 1	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1		reserved					GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	
E	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31		reserv	ved	R	C	0	com	patibility	with fut		ucts, the	value of	erved bit a reserv on.			
	30		EPH	Y0	R	С	1	Ethe	ernet PH	Y0 Pres	ent						
								Whe	en set, ir	dicates	that Ethe	ernet PH	Y modul	e 0 is pre	esent.		
	29 reserved RO 0 Software should not rely on the value of a reserved bit. To provide the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit. To provide the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit. To provide the value of a reserved bit should not rely on t																
	28		EMA	C0	R	С	1	Ethe	ernet MA	C0 Pres	ent						
								Whe	en set, in	dicates	that Ethe	ernet MA	C modul	le 0 is pro	esent.		
	27:7		reserv	ved	R	С	0	com	patibility	with fut		ucts, the	value of	erved bit a reserv on.	•		
	6		GPIC	G	R	С	1	GPI	O Port G	Presen	t						
								Whe	en set, ir	dicates	that GPI	O Port G	is prese	ent.			
	5		GPIC	DF	R	С	1	GPI	O Port F	Present	t						
								When set, indicates that GPIO Port F is present.									
	4		GPIC	DE	R	С	1	GPI	O Port E	Presen	t						
								Whe	en set, in	dicates	that GPI	O Port E	is prese	ent.			
	3		GPIC	DD	R	С	1	GPI	O Port D	Presen	t						
								Whe	en set, ir	dicates	that GPI	O Port D	is prese	ent.			
	2		GPIC	C	R	С	1	GPI	O Port C	Presen	t						
								Whe	en set, ir	dicates	that GPI	O Port C	is prese	ent.			

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C Type RO, reset 0x5000.007F

Bit/Field	Name	Туре	Reset	Description
1	GPIOB	RO	1	GPIO Port B Present
				When set, indicates that GPIO Port B is present.
0	GPIOA	RO	1	GPIO Port A Present
				When set, indicates that GPIO Port A is present.

Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offset	0x400F.E 0x100		00040	ontron	Cegiotei	0 (110	000)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1		1	1		reserved	· ·				1	PWM		res	erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0
Reset					-			-	-	-						
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							erved		L				WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
:	31:21		reserved RO 0 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.													
	20		PW	М	R/	W	0	PW	M Clock	Gating C	Control					
								rece disa	eives a cl	ock and	functior	s. Other	wise, the	unit is	. If set, th unclocked e unit gen	d and
	19:4		reserv	ved	R	0	0	com	patibility	with fut	ure prod		value of	a reser	t. To prov ved bit sh	
	3		WD	т	R/	W	0	WD	T Clock	Gating C	Control					
								rece disa	eives a cl bled. If t	ock and	function	s. Other	wise, the	unit is	. If set, the unclocked e unit gen	d and
	2:0		reserv	ved	R	0	 a bus fault. Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation. 									

Run Mode Clock Gating Control Register 0 (RCGC0)

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offset	0x400F.E t 0x110 R/W, rese	000	00040	Control	rtogiot												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
						reserved	•					PWM		res	erved		
Туре	RO	RO 0	RO 0	RO 0	RO	RO	RO	RO 0	RO	RO 0	RO 0	R/W	RO	RO 0	RO	RO	
Reset	0				0	0	0		0			0	0		0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
						rese	erved		1				WDT		reserved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	
10001	°,	Ū	0	Ū	0		Ū	Ū	Ū	•	Ū	Ū	Ū	Ū	Ū	Ū	
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription								
:	31:21		reserv	ved	R	0	0	com		with futu	ure prod	ucts, the	value of	a reser	t. To provi ved bit sh		
	20		PWI	М	R/	W	0	PWI	M Clock	Gating C	Control						
								rece disa	eives a cl	ock and	function	s. Other	wise, the	e unit is	. If set, the unclocked e unit gene	d and	
	19:4		reserv	ved	R	0	0	com		with futu	ure prod	ucts, the	value of	a reser	t. To provi ved bit sh		
	3		WD	Т	R/	W	0	WD.	T Clock (Gating C	ontrol						
								0 WDT Clock Gating Control This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.									
	2:0		reserv	ved	R	0	0	com		with futu	ure prod	ucts, the	value of	a reser	t. To provi ved bit sh		

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E t 0x120 R/W, rese		00040	5		- 0		,								
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I					reserved			, , , , , , , , , , , , , , , , , , ,			PWM		res	erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0
Reset	U	U	U	0	0	0	0	0	0	U	0	0			0	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved					•	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	Ū	0	0	0	0	0	0	U	Ū	0
В	it/Field		Nam	Name Type Reset Description												
:	31:21		reserv	reserved RO 0 Software should not rely on the value of a reserved bit. To provide the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit. To provide the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit. To provide the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit.												
	20		PWI	М	R/	W	0	PWI	M Clock	Gating C	Control					
								rece disa	eives a cl	ock and	function	s. Other	wise, the	e unit is	. If set, th unclocked e unit gen	and
	19:4		reserv	ved	R	0	0	com		with futu	ure prod	ucts, the	value of	a reser	t. To prov ved bit sh	
	3		WD	т	R/	W	0	WD.	T Clock (Gating C	ontrol					
								This bit controls the clock gating for the WDT module. If set, the receives a clock and functions. Otherwise, the unit is unclocked disabled. If the unit is unclocked, a read or write to the unit gen a bus fault.								
	2:0		reserv	ved	R	0	0	com		with futu	ure prod	ucts, the	value of	a reser	t. To prov ved bit sh	

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E t 0x104 R/W, rese		00000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			reserved			COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved		1			•	SSI0		reserved	l	UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:27		reserv	ved	R	0	0	com	patibility	with fut		ucts, the	value of	erved bit f a reserv on.		
	26		COM	P2	R/	W	0	Ana	log Com	parator	2 Clock (Sating				
								rece disa	eives a cl	ock and	function	s. Other	wise, the	mparator e unit is u es to the u	inclocke	d and
	25		COM	P1	R/	W	0	Ana	log Com	parator	1 Clock (Sating				
								rece disa	eives a cl	ock and	function	s. Other	wise, the	mparator e unit is u es to the u	inclocke	d and
	24		COM	P0	R/	W	0	Ana	log Com	parator	0 Clock 0	Sating				
								rece disa	eives a cl	ock and	function	s. Other	wise, the	mparator e unit is u es to the u	inclocke	d and
	23:19		reserv	ved	R	0	0	com	patibility	with fut		ucts, the	value of	erved bit f a reserv on.		

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault

a bus fault.

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E t 0x114 R/W, rese		00000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Туре	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved						SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	it/Field		Nam	е	Ту	pe	Reset	Des	scription							
:	31:27		reserv	red	R	0	0	con	npatibility	with fut	rely on th ture produ read-mod	icts, the	value of	f a reserv	•	
	26		COM	P2	R/	W	0	Ana	alog Com	parator	2 Clock C	Sating				
								rec disa	eives a cl	ock and	clock gati I function s unclocke	s. Other	wise, the	e unit is u	nclocke	d and
	25		COM	P1	R/	W	0	Ana	alog Com	parator	1 Clock C	Sating				
								rec disa	eives a cl	ock and	clock gati 1 function 5 unclocke	s. Other	wise, the	e unit is u	nclocke	d and
	24		COM	P0	R/	W	0	Ana	alog Com	parator	0 Clock C	Sating				
								rec disa	eives a cl	ock and	clock gati I function s unclocke	s. Other	wise, the	e unit is u	nclocke	d and
:	23:19		reserv	ed	R	0	0	con	npatibility	with fut	rely on th ture produ read-mod	icts, the	value of	f a reserv		

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault

a bus fault.

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x124 R/W, rese		00000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		reserved			COMP2	COMP1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						reserved						SSI0		reserved		UART0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
В	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:27		reserv	ed	R	0	0	com	patibility	with futu		ucts, the	value of	erved bit a reserv on.		
	26		COMF	2	R/	R/W		Ana	Analog Comparator 2 Clock Gating							
								rece disa	eives a c	ock and	function	s. Other	wise, the	mparator e unit is u es to the u	nclocke	d and
	25		COMF	⁻ 1	R/	W	0	Ana	log Com	parator ⁻	1 Clock (Gating				
						K/W		rece disa	This bit controls the clock gating for analog comparator 1. If s receives a clock and functions. Otherwise, the unit is unclocd disabled. If the unit is unclocked, reads or writes to the unit w a bus fault.					nclocke	d and	
	24		COMF	⊃0	R/	W	0	Ana	log Com	parator (0 Clock (Gating				
								rece disa	eives a c	ock and	function	s. Other	wise, the	mparator e unit is u es to the u	nclocke	d and
	23:19		reserv	ed	R	0	0	com	patibility	with futu	•	ucts, the	value of	erved bit a reserv on.		

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1) Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:1	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate

a bus fault.

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E et 0x108 R/W, rese		00000			x -	,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0	1				1	rese	rved		r •			
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Тур	е	Reset	Des	scription							
	31		reserv	ved	RC)	0	com	tware sho npatibility served a	with futu	ure produ	ucts, the	value of	a reserv		
	30		EPH.	Y0	R/V	V	0	PH	Y0 Clock	Gating (Control					
								rece disa	s bit cont eives a c abled. If ti us fault.	lock and	function	s. Other	wise, the	unit is u	inclocke	d and
	29		reserv	ved	RC)	0	com	tware sho npatibility served a	with futu	ure produ	ucts, the	value of	a reserv	•	
	28		EMA	C0	R/V	V	0	MA	C0 Clock	Gating	Control					
								rece disa	s bit cont eives a c abled. If tl us fault.	lock and	function	s. Other	wise, the	unit is u	inclocke	d and
	27:7		reserv	ved	RC)	0	com	tware sho npatibility served a	with futu	ure produ	ucts, the	value of	a reserv		
	6		GPIC	G	R/V	V	0	Por	t G Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	ind disat	oled. If

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

July 25, 2008

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x118 R/W, rese		00000		C	,	,									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0	ſ		1 1			rese	rved		1			
Type	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	U	0	U	U	0	U	0	0		0	0	U	0	0	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	Ū	0	U	Ū	0	0	Ū	0
E	Bit/Field		Nam	ie	Тур	e	Reset	Des	cription							
	31		reserv	ved	RC)	0	com	patibility	ould not i with futu cross a re	ure produ	ucts, the	value of	a reserv		
	30		EPH'	Y0	R/V	V	0	PHY	0 Clock	Gating C	Control					
								rece disa	ives a c	rols the c lock and he unit is	function	s. Other	wise, the	e unit is u	inclocke	d and
	29		reserv	ved	RC)	0	com	patibility	ould not i with futu cross a re	ure produ	ucts, the	value of	a reserv		
	28		EMA	C0	R/V	V	0	MAG	C0 Clock	Gating	Control					
								rece disa	ives a c	rols the c lock and he unit is	function	s. Other	wise, the	e unit is u	inclocke	d and
	27:7		reserv	ved	RC)	0	com	patibility	ould not i with futu cross a re	ure produ	ucts, the	value of	a reserv	•	

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If

the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x128 R/W, rese		00000	g -			(,								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0	ſ					rese	rved	ſ	1			
Туре	RO	R/W	RO 0	R/W	RO	RO 0	RO	RO	RO	RO 0	RO 0	RO	RO	RO 0	RO 0	RO
Reset	0	0	U	0	0	0	0	0	0	U	0	0	0	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved		· ·			GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	Ū	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31		reserv	ved	R	C	0	com	patibility	ould not i with futu cross a re	ure produ	ucts, the	value of	a reserv		
	30		EPH.	Y0	R/\	N	0	PHY	0 Clock	Gating (Control					
								rece disa	ives a c	rols the c lock and he unit is	function	s. Other	wise, the	unit is u	nclocke	d and
	29		reserv	ved	R	C	0	com	patibility	ould not i with futu cross a re	ure produ	ucts, the	value of	a reserv		
	28		EMA	C0	R/\	Ν	0	MAC	C0 Clock	Gating	Control					
								rece disa	ives a c	rols the c lock and he unit is	function	s. Other	wise, the	unit is u	nclocke	d and
	27:7		reserv	ved	R	C	0	com	patibility	ould not i with futu cross a re	ure produ	ucts, the	value of	a reserv	•	

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
6	GPIOG	R/W	0	Port G Clock Gating Control
				This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
5	GPIOF	R/W	0	Port F Clock Gating Control
				This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	GPIOE	R/W	0	Port E Clock Gating Control
				This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If

the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Offse	0x400F.E t 0x040 R/W, rese		00000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	- I		1	1	, , , , , , , , , , , , , , , , , , ,	reserved	1 1		, , , , , , , , , , , , , , , , , , ,			PWM	reserved						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	r		1	1	, , , , , , , , , , , , , , , , , , ,	res	erved					1	WDT		reserved				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0			
В	it/Field	/Field Name			Ту	ре	Reset	Description											
	31:21 reserved		R	C	0	com	patibility	with futu	ure prod		value of	a reser	t. To prov ved bit sh						
	20		PW	Μ	R/W		0		PWM Reset Control Reset control for PWM module.										
	19:4		reserved		RO		0	Soft	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
	3 WDT		R/	W	0		T Reset		tchdog ı	ınit.									
	2:0		reser	ved	R	C	0	com	patibility	with futu	ure prod		value of	a reser	t. To prov ved bit sh				

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

.) [-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	i		reserved			COMP2	COMP1	COMP0	ľ		reserved	í í		TIMER2	TIMER1	TIMER0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1		1 1			reserved			Г		1	SSI0		reserved		UART0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0		
Reset	0	0	0	0	0	0	Ū	0	Ū	0	Ū	0	Ū	0	0	0		
E	Bit/Field Name			e	Type Res			Des	cription									
	31:27		reserv	ed	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv				
	26		COMF	2	R/	W	0	Ana	Analog Comp 2 Reset Control									
								Reset control for analog comparator 2.										
	25		COMF	P1	R/	W	0	Ana	Analog Comp 1 Reset Control									
								Res	et contro	l for ana	alog com	parator 1						
	24 COMP0					W	0	Ana	log Com	0 Res	et Contro	d						
							Res	et contro	for ana	alog com	parator 0							
	23:19		reserve	ed	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv				
	18		TIMEF	R2	R/	W	0	Timer 2 Reset Control										
								Res	et control	for Ge	neral-Pur	pose Tin	ner moo	dule 2.				
	17		TIMEF	R1	R/	W	0	Time	er 1 Rese	et Contr	ol							
								Res	et contro	for Ge	neral-Pur	pose Tin	ner moo	dule 1.				
	16		TIMEF	20	R/	W	0	Time	er 0 Rese	et Contr	ol							
								Res	et contro	for Ge	neral-Pur	pose Tin	ner moo	dule 0.				
	15:5 reserved RO 0 Software should not rely on the compatibility with future products preserved across a read-modify-					ucts, the	value of	f a reserv	•									
	4		SSIC)	R/	W	0	SSI) Reset (Control								
								Res	et contro	for SS	l unit 0.							
	3:1 reserved			ed	R	0	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv				

Bit/Field	Name	Туре	Reset	Description
0	UART0	R/W	0	UART0 Reset Control
				Reset control for UART unit 0.

Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Offset 0x048 Type R/W, reset 0x00000000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved	EPHY0	reserved	EMAC0	· ·		1 1			rese	rved	1	1	1		
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•			reserved					GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Report	Ū	Ū	Ū	0	Ŭ	0	Ū	0	Ū	Ū	Ū	Ū	Ū	Ŭ	Ū	Ŭ
E	Bit/Field Name			ie	Тур	De	Reset	Des	cription							
	31 reserved				R	C	0	Software should not rely on the value of a reserved bit. To pr compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.								
	30		EPH'	Y0	R/\	N	0	PHY	0 Reset	Control						
	50 LITTO							Res	et contro	ol for Eth	ernet PH	IY unit 0				
	29	29 reserved			R	C	0	com	Software should not rely on the value of a reserved bit compatibility with future products, the value of a reserv preserved across a read-modify-write operation.						•	
	28		EMA	C0	R/\	N	0	MAG	C0 Rese	t Control						
		LINACO						Res	et contro	ol for Eth	ernet MA	AC unit C).			
	27:7		reserv	ved	R	C	0	com	patibility	ould not i with futu cross a re	ure produ	ucts, the	value of	a reserv		
	6		GPIC)G	R/\	N	0	Port	G Rese	t Control						
								Res	et contro	ol for GPI	IO Port (G.				
	5		GPIC)F	R/\	N	0	Port	F Rese	t Control						
								Res	et contro	ol for GPI	IO Port F	₹.				
	4		GPIC	DE	R/\	N	0	Port	E Rese	t Control						
								Res	et contro	ol for GPI	IO Port E	Ξ.				
	3		GPIC	D	R/\	N	0	Port	D Rese	t Control						
					Res	Reset control for GPIO Port D.										
	2		GPIC	C	R/\	N	0	Port	C Rese	t Control						
								Res	et contro	ol for GPI	IO Port (С.				
1 GPIC)B	R/\	N	0	Port	B Rese	t Control							
								Res	et contro	ol for GPI	IO Port E	3.				

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Reset Control
				Reset control for GPIO Port A.


7 Internal Memory

The LM3S6110 microcontroller comes with 16 KB of bit-banded SRAM and 64 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1 on page 114 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

Figure 7-1. Flash Block Diagram



7.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

7.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 452 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in one pair of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 7-1 on page 115.

Table 7-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode
		is used to protect code.

FMPPEn	FMPREn	Protection
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 117.

7.3 Flash Memory Initialization and Configuration

7.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

7.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

7.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

7.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

7.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by user programming, but can be restored to their factory default values by performing the sequence described in the section called "Recovering a "Locked" Device" on page 50. The mass erase of the main flash array caused by the sequence is performed prior to restoring these registers.

In addition, the **USER_REG0**, **USER_REG1**, and **USER_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 7-2 on page 117 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0008	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_DBG	0x7510.0000	FMD

Table 7-2. Flash Resident Registers^a

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris[®] device.

7.4 Register Map

Table 7-3 on page 118 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Table 7-3. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
Flash Reg	gisters (Flash Control Of	fset)		·	_
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	119
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	120
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	121
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	123
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	124
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	125
Flash Reg	gisters (System Control (Offset)			
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	127
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	127
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	128
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	128
0x140	USECRL	R/W	0x18	USec Reload	126
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	129
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	130
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	131
0x204	FMPRE1	R/W	0x0000.0000	Flash Memory Protection Read Enable 1	132
0x208	FMPRE2	R/W	0x0000.0000	Flash Memory Protection Read Enable 2	133
0x20C	FMPRE3	R/W	0x0000.0000	Flash Memory Protection Read Enable 3	134
0x404	FMPPE1	R/W	0x0000.0000	Flash Memory Protection Program Enable 1	135
0x408	FMPPE2	R/W	0x0000.0000	Flash Memory Protection Program Enable 2	136
0x40C	FMPPE3	R/W	0x0000.0000	Flash Memory Protection Program Enable 3	137

7.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

	R/W, res	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1			r r	rese	rved	1	1	1		1	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	1		ſ	1 1	OFF	- SET	I	1	1	1	1	I	ſ
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31:16 reserved		ved	R	0	0x0	con	tware sho patibility served a	with fut	ure prod	ucts, the	value of	a reserv	•		
	15:0		OFFS	ΒET	R/	W	0x0	Add	Iress Off	set						
									lress offs volatile r			•	•		•	


117 for details on values for this field).

Flash Memory Address (FMA) Base 0x400F.D000 Offset 0x000

July 25, 2008

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.



July 25, 2008

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 119). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 120) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

	sh Mem		ntrol (FN	/IC)												
Offse	0x400F.E et 0x008 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	1 1		1 1	WR	KEY		1	1	1 1	1	I	1
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•			res	erved						COMT	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		WRK	FY	W	0	0x0	Flas	h Write I	Kev						
	15:4	This field contains a write key, which is used to minimi of accidental flash writes. The value 0xA442 must be field for a write to occur. Writes to the FMC register with value are ignored. A read of this field returns the value 15:4 reserved RO 0x0 Software should not rely on the value of a reserved bit							written in thout this e 0.	Ito this WRKEY						
	10.4					0	UXU	com		with fut	ure prod	ucts, the	value o	f a reserv	•	
	3		CON	ΛT	R/	W	0	Con	nmit Reg	ister Val	ue					
									nmit (writ	, .			nvolatile	storage.	A write	of 0 has
								prev		nmit acc	ess is co	omplete,	a 0 is re	ss is prov eturned; c ed.		
								This	can tak	e up to 5	50 µs.					
	2		MERA	ASE	R/	W	0	Mas	s Erase	Flash M	emory					
									is bit is s e of 0 ha					device is	all eras	ed. A
								prev	vious ma	ss erase	access	is comp	lete, a 0	access is is return ete, a 1 is	ed; othe	rwise, if
								This	can tak	e up to 2	250 ms.					

Bit/Field	Name	Туре	Reset	Description
		51		•
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 up

This can take up to 50 µs.

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

21	-,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	r	1	т г	rese	rved	1		I	I	1	1	1
Turne	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	0	0	0	0	0 0	0	0	КU 0	0	0	0	0	0	0 RU	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reser	rved							PRIS	ARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nam	ne	Ty	ne	Reset	Des	cription							
_					.,											
	31:2		reserv	ved	R	0	0x0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	t. To prov	/ide
											•	ucts, the			/ed bit sh	nould be
								pres	served a	cross a r	ead-mo	dify-write	operatio	on.		
	4		PRI	<u> </u>	R	~	0	Dee		a Davida		Chatura				
	1		PRI	5	R	0	0	Proę	grammin	g Raw Ir	iterrupt	Status				
								This	bit indic	ates the	current	state of t	he progi	ramming	cycle. If	set, the
												d; if clea				
												cycles a				
										rough th	e Flash	Memory	/ Contro	I (FMC)	register l	oits (see
								pag	e 121).							
	0		ARI	S	R	0	0	Acc	ess Raw	Interrup	t Status					
											<u> </u>					
												as improp				
												er to the VPREn)				-
											•	registers			-	
									•	y access	,	•	5. Other	100,110	400000 1	
										,						

Flash Controller Interrupt Mask (FCIM)

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Base Offse	0x400F.D t 0x010 R/W, rese	0000	0.0000		Olivij											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		1 1				т т 		erved		1		I	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1 I				reser	ved	1		1				PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:2		Nam reserv	ved	Ty R	0	Reset 0x0	Soft com pres	patibility served a	with futu cross a r	rely on tl ure produ read-moo	ucts, the	value of	a reserv	•	
	1		PMAS	SK	R/	W	0	Prog	grammin	g Interru	pt Mask					
								to th to th	ne contro	ller. If se ller. Othe	reporting et, a prog erwise, in	ramming	g-genera	ted inter	rupt is pi	romoted
	0		AMAS	SK	R/	W	0	Acc	ess Inter	rupt Ma	sk					
								cont cont	troller. If	set, an a	reporting access-go , interrup	enerated	l interrup	ot is pron	noted to	the

July 25, 2008

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Offse	0x400F.[t 0x014 R/W1C, i		000.0000				·									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	1			1	т т		rved	1	1		r 1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[T			r	reser	ved	1	ſ	1	ſ	r 1	1	PMISC	AMISC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field 31:2		Nam reserv	ved	R	pe O	Reset 0x0	Soft com pres	patibility served a	with futu cross a r	rely on ti ure produ read-mod	ucts, the lify-write	value of operation	a reservon.		
	1		PMIS	SC	R/V	V1C	0	This prog by w	bit indic grammin vriting a f	ates whe g cycle c I. The PF	ed Interru ether an complete as bit in asc bit i	interrupt d and wa the FCF	t was sig as not ma RIS regist	naled be asked. T	his bit is	cleared
	0		AMIS	SC	R/V	V1C	0	Acc	ess Mas	ked Inter	rrupt Sta	tus and	Clear			
								acce a 1.	ess was a	attempte s bit in t	ther an ir d and wa he FCRI	is not ma	sked. Th	nis bit is o	cleared b	, ,

Flash Controller Masked Interrupt Status and Clear (FCMISC)

7.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USe	c Reloa	ad (USE	ECRL)													
Offse	0x400F.E t 0x140 R/W, rese															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							· ·	rese	rved			1	1			•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Ĩ			rese	rved		î î					US	EC			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
B	8it/Field		Nam	ne	Ty	ре	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x0	com	patibility	ould not with futu cross a r	ire prodi	ucts, the	value of	a reserv	•	vide nould be
	7:0		USE	C	R/	W	0x18	Micr	osecono	l Reload	Value					
									z -1 of th grammed	e control I.	ler clock	when th	ne flash i	s being e	erased o	r
								If the	e maxim	um syste	m frequ	ency is b	eing use	d, USEC	should I	be set to

0x18 (24 MHz) whenever the flash is being erased or programmed.

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFF.FFFF



31:0 READ_ENABLE R/W 0xFFFFFFF Flash Read Enable

Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 64 KB of flash.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFF.FFFF



31:0 PROG_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 64 KB of flash.

Register 10: User Debug (USER_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

Base Offse	r Debug 0x400F.E t 0x1D0 R/W, res	E000	R_DBG)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		I				1 1		DATA			1		I	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•		I	DA	TA			•	•		•	DBG1	DBG0
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
Reset	1	1		1	1	I	I	I		1	'	'	1			0
F	Bit/Field		Nam		Ту	00	Reset	Dec	scription							
L			Indii		i y	þe	Reset	Dea	scription							
	31		NW	/	R/	W	1	Use	er Debug	Not Writ	ten					
								Spe	ecifies that	at this 32	-bit dwo	rd has no	ot been v	written.		
									_							
	30:2		DAT	A	R/	W 0×	(1FFFFF	FF Use	er Data							
									ntains the			. This fie	ld is initi	alized to	all 1s ar	nd can
								only	/ be writte	en once.						
	1		DBG	61	R/	W	1	Deb	oug Conti	rol 1						
								The	e DBG1 bi	t must be	e 1 and 1	DBG0 mu	st be 0 f	or debug	n to be a	vailable
															,	
	0		DBG	90	R/	W	0	Deb	oug Conti	rol 0						
								The	e DBG1 bi	t must be	e 1 and 1	DBG0 mu	st be 0 f	or debug	g to be a	vailable.

Register 11: User Register 0 (USER_REG0), offset 0x1E0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Use	r Regist	er 0 (U	ISER_R	EG0)												
Offse	0x400F.E t 0x1E0 R/W, rese		F.FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[NW		1		r r I		r r		DATA			1	r 1		ſ	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r		1		г г 1		1 1		ATA			1	1 I		I	1
Туре	R/W 1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset E	it/Field	1	1 Nam	1 IE	1 Typ	1 De	1 Reset	1 Des	1 cription	1	1	1	1	1	1	1
	31		NM	/	R/	N	1	Not	Written							
								Spe	cifies tha	at this 32	-bit dwo	rd has n	ot been v	written.		
	30:0		DAT	A	R/	N 0>	v7FFFFF	F Use	r Data							
									itains the		ta value	. This fie	ld is initi	alized to	all 1s ar	ıd can

July 25, 2008

Register 12: User Register 1 (USER_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Base Offse	r Regis 0x400F.E t 0x1E4 R/W, rese	2000	SER_R	EG1)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1		, , , , , , , , , , , , , , , , , , ,		1 1		DATA		1	1	1	1	1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	ſ	ı ı		1 1	DA	ATA		I	1	1	Γ	1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31		NW	/	R/	W	1	Not	Written							
								Spe	cifies that	t this 32	-bit dwo	rd has n	ot been v	written.		
	30:0		DAT	A	R/	W 0	x7FFFFFI	FF Use	er Data							
									tains the			. This fie	eld is initia	alized to	all 1s ar	nd can

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offse	0x400F.E t 0x204 R/W, rese		0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	1		, , , , , , , , , , , , , , , , , , ,		T I	READ_I	I I ENABLE			ſ	г 1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1		, , ,			READ_I	ENABLE				1		1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	8it/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:0	F	READ_EI	NABLE	R/	W	0x0000000) Flas	h Read I	Enable						
									bles 2-Kl Ibined as						•	

Value

Description 0x0000000 Enables 64 KB of flash.

Flash Memory Protection Read Enable 1 (FMPRE1)

Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

	t 0x208 R/W, res	et 0x0000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		ſ	1	[r r		1 1	READ_I	I I ENABLE I			ſ	г 1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		r	1	ſ	r r		1 1	READ_I	I I ENABLE			ſ	ı I	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:0	F	READ_EI	NABLE	R/\	N (x0000000) Flas	h Read E	Enable						
									bles 2-KE Ibined as						•	

Value

Description 0x0000000 Enables 64 KB of flash.

Flash Memory Protection Read Enable 2 (FMPRE2) Base 0x400F.E000

Base 0x400F.E000

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

	t 0x20C R/W, res	et 0x0000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1		г т 1		г г	READ_I	ENABLE		1	I	1 1	1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		I	1		r r		1 1	READ_I	I I ENABLE		1	I	1	I	1	I
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:0	F	READ_EI	NABLE	R/\	N C	x00000000) Flas	sh Read E	Enable						
									bles 2-KI Ibined as						•	

Value

Description 0x0000000 Enables 64 KB of flash.

Flash Memory Protection Read Enable 3 (FMPRE3)

Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (FMPREn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x404 Type R/W, reset 0x0000.0000 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 PROG ENABLE R/W R/W R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/M R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description PROG_ENABLE 0x00000000 Flash Programming Enable 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations". Value Description

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000

0x00000000 Enables 64 KB of flash.

Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000 Offset 0x408 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	01 0/10000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 1	PROG_	ENABLE		1	1	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1		1		1 1	PROG_		ſ	1	1	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			New		т.,		Deest	Dee								
E	Bit/Field		Nan	ie	Ty	be	Reset	Des	scription							
	31:0	F	ROG_E	NABLE	R/	w o)x00000000) Flas	sh Progra	amming	Enable					
									nfigures 2 nbined as							
								Val	ue	Descri	ption					

0x00000000 Enables 64 KB of flash.

Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

Flash Memory Protection Program Enable 3 (FMPPE3)

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Base 0x400F.E000 Offset 0x40C Type R/W, reset 0x0000.0000 31 25 30 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 PROG ENABLE R/W R/W R/W R/W R/W R/W R/W R/W R/W R/M R/W R/W R/M R/W R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description PROG_ENABLE 0x00000000 Flash Programming Enable 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations". Value Description

0x00000000 Enables 64 KB of flash.

8 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of seven physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, and Port G,). The GPIO module supports 8-35 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:


- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

8.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-1 on page 139). The LM3S6110 microcontroller contains seven ports and thus seven of these physical GPIO blocks.





8.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

8.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 146) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


8.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 145) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-2 on page 140, where u is data unchanged by the write.

Figure 8-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-3 on page 140.

Figure 8-3. GPIODATA Read Example



8.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 147)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 148)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 149)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 150).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 151 and page 152). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 153).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

8.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 154), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

8.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 154) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 164) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 165) have been set to 1.

8.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPUR**, **GPIOPUR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

8.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

8.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL=**0, **GPIODEN=**0, **GPIOPDR=**0, and **GPIOPUR=**0. Table 8-1 on page 142 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 142 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	gister Bit V	alue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	X	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	X	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	X	X	X
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

Table 8-1. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 8-2. GPIO Interrupt Configuration Example

Register	Desired Interrupt Event Trigger	Pin 2 Bit Value ^a							
		7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	Х	X	X	x	X	0	X	X
GPIOIBE	0=single edge 1=both edges	X	X	X	X	X	0	Х	X
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		x	x	X	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

8.3 Register Map

Table 8-3 on page 143 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000
- Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.
- Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Table 8-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	145
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	146
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	147
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	148
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	149
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	150

Offset	Name	Туре	Reset	Description	See page
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	151
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	152
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	153
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	154
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	156
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	157
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	158
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	159
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	160
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	161
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	162
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	163
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	164
0x524	GPIOCR	-	-	GPIO Commit	165
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	167
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	168
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	169
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	170
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	171
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	172
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	173
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	174
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	175
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	176
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	177
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	178

8.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 146).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x000 Type R/W, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 17 16 18 reserved Туре RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 13 12 6 3 0 15 14 11 10 9 8 7 5 4 2 1 DATA reserved R/W RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W Type RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Type Reset 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 DATA R/W 0x00 **GPIO** Data

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 139 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port C base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x400 Type R/W, reset 0x0000.0000

31:8

7:0

31 30 29 25 24 22 16 28 27 26 23 21 20 19 18 17 reserved RO Туре RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13 12 8 3 2 0 15 14 11 10 9 7 6 5 4 1 DIR reserved Туре RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Type Reset Description

Name	туре	Resei	Description
reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
DIR	R/W	0x00	GPIO Data Direction

The DIR values are defined as follows:

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x404

Type R/W, reset 0x0000.0000

31:8

7:0

reserved

IS

RO

R/W

0x00

0x00

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1	1 1	rese	rved		1	1	1		1	
					1				1				ı.			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	l erved	1	1 1				1	·	l S	1	1	
				165									1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
F	3it/Field		Nan	ne	Τv	ре	Reset	Des	cription							

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Sense

The IS values are defined as follows:

- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The GPIOIBE register is the interrupt both-edges register. When the corresponding bit in the GPIO Interrupt Sense (GPIOIS) register (see page 147) is set to detect edges, bits set to High in GPIOIBE configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the GPIO Interrupt Event (GPIOIEV) register (see page 149). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

		-	-	-		
GPIO Po	rt A ba	se: 0x40	000.4000			
GPIO Po	rt B ba	se: 0x40	000.5000			
GPIO Po	rt C ba	se: 0x40	0006.000			
GPIO Po	rt D ba	se: 0x40	000.7000			
GPIO Po	rt E ba	se: 0x40	002.4000			
GPIO Po	rt F ba	se: 0x40	02.5000			
GPIO Po	rt G ba	se: 0x4	002.6000			
Offset 0x	408					
Type R/V	V, rese	t 0x0000	0.0000			
	31	30	29	28	27	

reserved

IBE

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1			1	1 1	rese	rved						1	
					1											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1			mind	Î	1 1						E	1	I	
				Tese	rved											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
F	Bit/Field		Nam	ne.	Τv	ре	Reset	Des	cription							
-					.,	P 0		200	0							

R/W

0x00

с	oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.
---	--

GPIO Interrupt Both Edges

The IBE values are defined as follows:

Value Description

- 0 Interrupt generation is controlled by the GPIO Interrupt Event (GPIOIEV) register (see page 149).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in GPIOIEV.

31:8

7:0

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 147). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x40C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1				rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1			[IE	V	1	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IEV	R/W	0x00	GPIO Interrupt Event


The IEV values are defined as follows:

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)



31:8

7:0

reserved

IME

RO

R/W

0x00

0x00

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	1	1		ı ı	rese	rved				1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
r		1		1			1							î	1	
		•	•	rese	erved							IN	IE	•	•	
Туре	RO	RO	RO	rese RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	IE R/W	R/W	R/W	R/W
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0			R/W 0	R/W 0	R/W 0

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Mask Enable

The IME values are defined as follows:

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 150). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x414 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved	1						RI	S			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

	е Туре	Reset	Description
reserv	ed RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
RIS	RO	0x00	GPIO Interrupt Raw Status

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.


Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x418 Type RO, reset 0x0000.0000




The MIS values are defined as follows:

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)



- 0 Corresponding interrupt is unaffected.
- 1 Corresponding interrupt is cleared.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 154) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 164) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 165) have been set to 1.

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x420 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	Î	1		1 1	rese	rved					l I		
I					I											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	14	10	12		10	<u> </u>		, 	<u> </u>			<u> </u>	-		<u> </u>
		·	•	rese	rved							AFS	SEL			. 1
					1											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
	-	-	-	-	-	-	-									
B	it/Field		Nan	ne	Ty	be	Reset	Des	cription							
_					- 71											
					_	_									_	
	31:8		reser	ved	R	C	0x00	Soft	ware sho	ould not	rely on tl	he value	of a res	erved bit	. To pro	/ide

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL , GPIOPUR , and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value

for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)




corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)




clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)



clock cycle after the write.

July 25, 2008

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 163). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
Offset 0x50C
Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 I	rese	rved		1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		· ·			1	1	0[DE	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	vide hould be
	7:0		ODI	E	R/	W	0x00	Out	put Pad	Open Dr	ain Enal	ble				
								The	ODE val	ues are	defined	as follows	s:			

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 161).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
Offset 0x510
Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1		rese	rved	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	1				I		PL	JE I	ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	PUE	R/W	-	Pad Weak Pull-Up Enable


A write of 1 to **GPIOPDR[n]** clears the corresponding **GPIOPUR[n]** enables. The change is effective on the second clock cycle after the write.

Note: The default reset value for the GPIOAFSEL, GPIOPUR, and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 160).

GPIO Pull-Down Select (GPIOPDR)



_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved			•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1 1			[PI	DE	1		$\overline{}$
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
_					. ,	20		200	onpuon							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PDE	Ξ	R/	W	0x00	Pad	Weak P	ull-Dowr	n Enable					
								Aw	rite of 1 t	o GPIOI	PUR[n] (clears the	e corres	oonding	GPIOPD	R[n]

A write of 1 to **GPIOPUR**[**n**] clears the corresponding **GPIOPDR**[**n**] enables. The change is effective on the second clock cycle after the write.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The GPIOSLR register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the GPIO 8-mA Drive Select (GPIODR8R) register (see page 158).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x518 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			ſ					rese	rved				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[I	rese	rved					1		SF	RL.	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Descri
31:8	reserved	RO	0x00	Softwa compa preserv
7:0	SRL	R/W	0x00	Slew R

iption

are should not rely on the value of a reserved bit. To provide atibility with future products, the value of a reserved bit should be rved across a read-modify-write operation.

Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

- 0 Slew rate control disabled.
- Slew rate control enabled. 1

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x51C Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I					rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i I	r	rese	rved		r 1					DE	EN	r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DEN	R/W	-	Digital Enable

The DEN values are defined as follows:


- 0 Digital functions disabled.
- 1 Digital functions enabled.
 - Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 165). Writing 0x1ACC.E551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

GPIO Lock (GPIOLOCK)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.7000 GPIO Port D base: 0x4002.4000 GPIO Port E base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0x520 Type R/W, reset 0x0000.0001



Bit/Field	Name	Туре	Reset	Description	
31:0	LOCK	R/W	0x0000.0001	GPIO Lock	

A write of the value 0x1ACC.E551 unlocks the **GPIO Commit (GPIOCR)** register for write access.

A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description 0x0000.0001 locked 0x0000.0000 unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register are committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.

The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the **GPIOCR** register are ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and the corresponding registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

preserved across a read-modify-write operation.

GPIC GPIC GPIC GPIC GPIC GPIC Offse) Port A b) Port B b) Port C b) Port D b) Port E b) Port F b	base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4	PIOCR) 000.4000 000.5000 000.6000 000.7000 002.4000 002.5000 4002.6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1	1 1	rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved	1				1	1	C	R		1	·]
Туре	RO	RO	RO	RO	RO	RO	RO	RO	-	-	-	-	-	-	-	-
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
E	3it/Field 31:8		Nar resei		-	pe O	Reset 0x00	Soft				he value ucts, the			•	

Bit/Field	Name	Туре	Reset	Description
7:0	CR	-	-	GPIO Commit
				On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.
				Note: The default register type for the GPIOCR register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the GPIOCR register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.
				The default reset value for the GPIOCR register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable. Because of this, the default reset value of GPIOCR for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00FO.

Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port D b Port E b Port F b	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		1	ı	1 1	rese	rved	r		1	1	1	í	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1		1				1 1		r		r	r	7		1	
				rese	rved		· ·			•	•	PI	D4	•		
Туре	RO	RO	RO	rese RO	RO	RO	RO	RO	RO	RO	RO	PI RO	D4 RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0
				RO	RO							RO	RO			
Reset				RO 0	RO 0			0				RO	RO			
Reset	0		0	RO 0	RO 0 Ty	0	0	⁰ Des Soft com	0 cription ware sho upatibility	o ould not	0 rely on ti ure produ	RO 0 he value ucts, the	RO 0 of a res value o	0 served bi f a reserv		0 vide

Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFD4 Type RO, reset 0x000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				г т 	rese	erved			1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, ,	rese	rved		r r					I Pl	D5	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00	GPI	O Periph	ieral ID F	Register	[15:8]				

Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIC GPIC GPIC GPIC GPIC GPIC Offse) Port A b) Port B b) Port C b) Port D b) Port E b) Port F b) Port G b et 0xFD8 RO, rese	ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	i	1 1	rese	rved		1 1		1	ì	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	i rved	Î	1 1					PI	1 D6	1	I	
					I								I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0
Reset				RO 0	RO 0			0				RO	RO			
Reset	0		0	RO 0	RO 0 Ty	0	0	⁰ Des Soft com	0 cription ware sho patibility	o Duld not with fut		RO 0 ne value locts, the	RO 0 of a res value o	0 served bir f a reserv	0 t. To prov	0 vide

Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, ,	rese	rved		г т					PI	D7		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	7	R	0	0x00	GPI	O Periph	ieral ID F	Register[31:24]				

Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIC GPIC GPIC GPIC GPIC GPIC Offse) Port A b) Port B b) Port C b) Port C b) Port D b) Port E b) Port F b) Port G b t 0xFE0 RO, rese	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	00.5000 00.6000 00.7000 02.4000 02.5000 002.6000	·												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							, ,	rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1			1	۱		1 I							r –	1	
				rese	rved							PI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 1	RO 1			RO 0	RO 0	RO 1
				RO	RO 0	0						RO	RO			
Reset				RO 0	RO 0			0				RO	RO			
Reset	0		0	RO 0	RO 0	o pe	0	⁰ Des Soft com	o cription ware sho	1 Duld not with fut	1 rely on thure produ	RO 0 ne value ucts, the	RO 0 of a res value of	0 erved bit	0 t. To prov	1
Reset	⁰ Bit/Field		⁰ Nam	RO 0 ne ved	RO 0 Ty	o pe O	0 Reset	0 Des Soft com pres	o cription ware sho patibility	1 Duld not with futu cross a r	1 rely on thure produced	RO 0 ne value ucts, the lify-write	RO 0 of a res value of	0 erved bit	0 t. To prov	1 vide
Reset	o Bit/Field 31:8		0 Nam reserv	RO 0 ne ved	RO 0 Ty R	o pe O	0 Reset 0x00	0 Des Soft com pres GPI	o cription ware sho patibility served ac	1 Duld not With futu Cross a r Deral ID F	1 rely on th ure produ ead-moo Register[RO 0 he value Jucts, the lify-write 7:0]	RO 0 of a res value of operatio	0 erved bit a reserv on.	0 t. To prov ved bit sh	1 vide nould be

Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	erved					I	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1	rese	rved		r 1					PI	01	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	0	Ū	Ū	0	0	Ū	Ū	0	Ū	Ū	Ū	°	Ū	Ū	Ū	Ū
B	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	f a reserv		
	7:0		PID	1	R	0	0x00		O Periph				e prese	nce of th	is periph	neral.

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIC GPIC GPIC GPIC GPIC GPIC Offse) Port A b) Port B b) Port C b) Port C b) Port D b) Port E b) Port F b) Port G b t 0xFE8 RO, rese	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	00.5000 00.6000 00.7000 02.4000 02.5000 002.6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		ſ	1		r	1 1	rese	rved		1		1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]	1			1	1	1	1 1				r T		r	1	1	
				rese	erved							PI	D2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	PI RO	D2 I RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		1	RO 0	RO 0	RO 0
				RO	RO 0	0						RO	RO			
Reset				RO 0	RO 0			0				RO	RO			
Reset	0		0	RO 0	RO 0	o pe	0	⁰ Des Soft com	0 cription ware sho patibility	0 Duld not with fut	0 rely on ti	RO 1 ne value ucts, the	RO 1 of a res value of	0 erved bit a reserv	0 t. To prov	0
Reset	⁰ Bit/Field		⁰ Nan	RO 0 ne ved	RO 0 Ty	o pe O	0 Reset	0 Des Soft com pres	0 cription ware sho patibility served ac	0 Duld not with fut cross a r	0 rely on tl ure produ	RO 1 ne value ucts, the lify-write	RO 1 of a res value of	0 erved bit a reserv	0 t. To prov	0 vide
Reset	o Bit/Field 31:8		0 Nam reser	RO 0 ne ved	RO 0 Ty R	o pe O	0 Reset 0x00	0 Des Soft com pres GPI	0 cription ware sho patibility erved ac O Periph	0 Duld not with fut cross a r neral ID I	0 rely on ti ure produ ead-mod	RO 1 ne value Jots, the lify-write 23:16]	RO 1 of a res value of operatio	0 erved bit 7 a reserv on.	0 t. To prov ved bit sl	0 vide hould be

Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			, ,				, ,	rese	rved	1	1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset						-			0						0	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	. 1	0
				rese	rved					1	1	PI	53	•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibilit	y with fut	ure proc	the value lucts, the dify-write	value c	of a reser	•	
	7:0		PID	3	R	0	0x01	GPI	O Perip	heral ID I	Register	[31:24]				
								Can	be use	d by soft	ware to	identify th	e prese	ence of t	his peripl	neral.

Register 29: GPIO PrimeCell Identification 0 (GPIOPCelIID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIC GPIC GPIC GPIC GPIC GPIC Offse	 Port A b: Port B b: Port C b Port D b Port E b: Port F b: Port G b Port G b t 0xFF0 RO, rese 	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r r				r r	rese	erved	í			1	1		r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					r r		CI	D0	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
B	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:8		reserv	her	D	0	0x00	Soft	ware sho	uld not r	elv on th	ne value	of a res	erved bit	. To prov	/ide
	51.0		Teserv	cu	N	0	0,000	com		with futu	re produ	ucts, the	value of	a reserv	•	nould be
	7:0		CID		R		0x0D	com pres	patibility served ac	with futu cross a re	ead-mod	ucts, the lify-write	value of	a reserv	•	nould be
								com pres GPI	ipatibility served ac O Prime(with futu cross a re Cell ID R	egister[7	ucts, the lify-write 7:0]	value of operation	a reserv	ed bit sh	

Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)


GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1					rese	erved					I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			г т	rese	rved		г т			1		CIE	D1	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
	-	-	-	-	-	-	-	-					-	-	-	-
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		Name Type Reserved RO 0x00									he value ucts, the			•	
								pres	served ad	cross a r	ead-mod	dify-write	operation	on.		
	7:0		CID	1	R	0	0xF0	GPI	O Prime	Cell ID F	Register[15:8]				
								Prov	vides sof	tware a	standard	l cross-pe	eriphera	al identifio	cation sy	stem.

Register 31: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)




	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	erved		1	ſ	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[rese	rved					ſ	I I	CI	D2	1	ſ	\square
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
Reber	Ū	Ū	Ŭ	Ū	0	Ū	Ŭ	Ū	Ū	Ū	Ŭ	Ū	Ũ		Ŭ	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		51				0x00	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:0		CID	2	R	0	0x05		O Prime		• •	-	eriphera	l identific	cation sy	stem.

Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)



	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 I	rese	rved							CII	D3	r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 1	RO	RO	RO	RO	RO 1
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/Field			Name		Туре		Reset	Des	escription							
31:8			reserved		RO		0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be							
									preserved across a read-modify-write operation.							
	7:0		CID3		RO		0xB1	GPI	GPIO PrimeCell ID Register[31:24]							
								Prov	vides sof	tware a	standard	cross-p	eriphera	I identific	ation sy	stem.

9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

The General-Purpose Timer Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 37) and the PWM timer in the PWM module (see "PWM Timer" on page 374).

The following modes are supported:

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

9.1 Block Diagram

Note: In Figure 9-1 on page 180, the specific CCP pins available depend on the Stellaris[®] device. See Table 9-1 on page 180 for the available CCPs.




Figure 9-1. GPTM Module Block Diagram

Table 9-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	-	-
	TimerB	-	-

9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 191), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 192), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 194). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load**

(GPTMTAILR) register (see page 205) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 206). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 209) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 210).

9.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 205
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 206
- GPTM TimerA (GPTMTAR) register [15:0], see page 213
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 214

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 192), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 196), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 201), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 203). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 199), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 202). The trigger is enabled by setting the TAOTE bit in GPTMCTL, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 207) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 191). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt. The trigger is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TRSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
00000000	1	2.6214	mS
00000001	2	5.2428	mS
00000010	3	7.8642	mS
11111100	254	665.8458	mS
11111110	255	668.4672	mS
11111111	256	671.0886	mS

Table 9-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

9.2.3.2 16-Bit Input Edge Count Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

Note: The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 on page 184 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

9.2.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 185 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 9-3. 16-Bit Input Edge Time Mode Example

9.2.3.4 16-Bit PWM Mode

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 186 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 9-4. 16-Bit PWM Mode Example

9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 187. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 187. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TNEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the **TREVENT** field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 188 through step 9 on page 188.

9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

9.4 Register Map

Table 9-3 on page 189 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

Table 9-3. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	191
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	192
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	194
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	196
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	199

Offset	Name	Туре	Reset	Description	See page
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	201
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	202
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	203
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	205
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	206
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	207
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	208
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	209
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	210
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	211
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	212
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	213
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	214

9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				rese	rved			1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1		1	reserved		, , , , , , , , , , , , , , , , , , ,		1	1	1		GPTMCFG	;
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:3		reser	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	2:0		GPTM	CFG	R/	W	0x0	GP1	rM Confi	guration						
								The	GPTMCF	G values	s are def	ined as f	follows:			
								Va		corintion						

- Value Description
- 0x0 32-bit timer configuration.
- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved
- 0x3 Reserved
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Time Time Offse	r0 base: (r1 base: (r2 base: (t 0x004 R/W, res	0x4003.1 0x4003.2	000 2000)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	, , , , , , , , , , , , , , , , , , ,		1 1	reser	ved			I	r I	, ,		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l		1	•	•	res	erved					•	TAAMS	TACMR	TA	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Desc	cription							
	31:4		reser	ved	R	0	0x00	com	oatibility	with futu	ure prod	ucts, the		erved bit a reserv on.		
	3		TAAN	MS	R/	W	0	GPT	M Time	A Altern	ate Mod	e Selec	t			
								The	TAAMS	alues ar	e define	ed as foll	ows:			
								Valu	ie Desc	ription						
								0	Capt	ure mode	e is enal	oled.				
								1	PWM	I mode is	s enable	d.				
									Note				de, you n R field to	nust also 0x2.	clear the	TACMR
	2		TAC	MR	R/	W	0	GPT	M Time	A Captu	re Mode	;				
								The	TACMR	alues ar	e define	ed as foll	ows:			
								Valu	ie Desc	ription						
								0	Edge	-Count r	node					
								1	Edge	-Time m	ode					

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.
				In 32-bit timer configuration, this register controls the mode and the contents of GPTMTBMR are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer Timer Offse	0 base: 0 1 base: 0 2 base: 0 t 0x008 R/W, rese	x4003.1 x4003.2	1000 2000		- ')											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ĩ		T	I)]		1 1	rese	rved	I	1		1	, ,		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1		res	erved						TBAMS	TBCMR	ТВ	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
B	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with futu	ure produ	ucts, the		erved bit a reserv on.		
	3		TBAI	MS	R/	W	0	GPT	M Time	rB Altern	ate Mod	e Select	t			
								The	TBAMS	values a	re define	d as foll	ows:			
								Valu	ue Desc	ription						
								0	•		e is enat					
								1	PWN	1 mode i	s enable	d.				
									Note				de, you n R field to	nust also 0x2.	clear the	TBCMR
	2		TBCI	MR	R/	W	0	GPT	M Time	rB Captu	ire Mode	!				
								The	TBCMR	values a	re define	d as foll	ows:			
								Valu	ue Desc							
								0	-	e-Count r						
								1	Edge	e-Time m	ode					

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TEMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall.

Time Time Time Offse	r0 base: (r1 base: (r2 base: (et 0x00C	trol (GF 0x4003.00 0x4003.10 0x4003.20 et 0x0000	000 000 000	_)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•		' '				rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	TBPWML	TBOTE	reserved	TBEV	/ENT	TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN		/ENT	TASTALL	TAEN
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:15		reser	ved	R	0	0x00	com	patibility	with futu	ure prod		value of	a reserv	t. To prov ved bit sh	
	14		TBPW	/ML	R/	W	0	GP ⁻	TM Time	rB PWM	Output I	_evel				
								The	TBPWMI	values a	are defir	ied as fol	llows:			
								Val	ue Desc	ription						
								0	Outp	ut is una	ffected.					
								1	Outp	ut is inve	erted.					
	13		TBO	TE	R/	W	0			rB Outpu						
								The	TBOTE	alues ar	e define	d as follo	ows:			
								Val	ue Desc	ription						
								0	The	output Ti	merB tri	gger is di	isabled.			
								1	The	output Ti	merB tri	gger is e	nabled.			
	12		reser	ved	R	0	0	com	patibility	with futu	ure prod		value of	a reserv	t. To prov ved bit sh	
	11:10		TBEVI	ENT	R/	W	0x0	GP	TM Time	rB Event	Mode					
								The	TBEVEN	T values	are def	ined as f	ollows:			
								Val	ue Desc	ription						
								0x	0 Posi	ive edge	•					
								0x	-	ative edg	е					
									2 Rese							
								0x	3 Both	edges						

 9 TBSTALL 9 TBSTALL R/W 0 GPTM TimerB Stall Enable The TESTALL values are defined as follows: Value Description 0 TimerB stalling is disabled. 1 TimerB stalling is enabled. 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB stalling is enabled. 1 TimerB stalling is enabled. 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB is disabled. 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 6 TAPWML RW 0 GPTM TimerA PWM Output Level 		scription	Reset	Туре	Name	Bit/Field
Value Description 0 TimerB stalling is disabled. 1 TimerB stalling is enabled. 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB is disabled. 1 TimerB is disabled. 1 TimerB is disabled. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		TM TimerB Stall Enable	0	R/W	TBSTALL	9
 0 TimerB stalling is disabled. 1 TimerB stalling is enabled. 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB is disabled. 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 		TBSTALL values are defined as follows:				
 8 TBEN R/W 0 GPTM TimerB Enable The TBEN values are defined as follows: Value Description 0 TimerB is disabled. 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 						
 The TBEN values are defined as follows: Value Description TimerB is disabled. TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 		I TimerB stalling is enabled.				
Value Description 0 TimerB is disabled. 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.		TM TimerB Enable	0	R/W	TBEN	8
 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 		TBEN values are defined as follows:				
 7 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 		lue Description				
 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 						
compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.						
6 TAPWML R/W 0 GPTM TimerA PWM Output Level	Э	npatibility with future products, the value of a reserved bit should b	0	RO	reserved	7
		TM TimerA PWM Output Level	0	R/W	TAPWML	6
The TAPWML values are defined as follows:		TAPWML values are defined as follows:				
Value Description		lue Description				
0 Output is unaffected.) Output is unaffected.				
1 Output is inverted.		I Output is inverted.				
5 TAOTE R/W 0 GPTM TimerA Output Trigger Enable		TM TimerA Output Trigger Enable	0	R/W	TAOTE	5
The TAOTE values are defined as follows:		TAOTE values are defined as follows:				
Value Description		lue Description				
0 The output TimerA trigger is disabled.) The output TimerA trigger is disabled.				
1 The output TimerA trigger is enabled.		I The output TimerA trigger is enabled.				
4 RTCEN R/W 0 GPTM RTC Enable		TM RTC Enable	0	R/W	RTCEN	4
The RTCEN values are defined as follows:		RTCEN values are defined as follows:				
Value Description		lue Description				
0 RTC counting is disabled.						
1 RTC counting is enabled.		I RTC counting is enabled.				

Bit/Field	Name	Туре	Reset	Description
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000 31 30 29 28 27 25 24 23 22 20 19 16 26 21 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RTCIM reserved CBEIM CBMIM твтоім reserved CAEIM CAMIM TATOIM R/W R/W R/W RO RO RO RO RO R/W R/M RO RO RO RO R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:11 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 CBEIM R/W GPTM CaptureB Event Interrupt Mask 0 The CBEIM values are defined as follows: Value Description 0 Interrupt is disabled. Interrupt is enabled. 1 CBMIM R/W 9 0 GPTM CaptureB Match Interrupt Mask The CBMIM values are defined as follows: Value Description Interrupt is disabled. 0 1 Interrupt is enabled. 8 TBTOIM R/W 0 GPTM TimerB Time-Out Interrupt Mask The TBTOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. 7:4 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows:
				Value Description0 Interrupt is disabled.1 Interrupt is enabled.
2	CAEIM	R/W	0	 GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	 GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000	
Timer1 base: 0x4003.1000	
Timer2 base: 0x4003.2000	
Offset 0x01C	
Type RO, reset 0x0000.0000	

.,po	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
ſ			1 1			1		rese		1		1	1		1	· · · · ·		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			reserved			CBERIS	CBMRIS	TBTORIS		rese	rved	•	RTCRIS	CAERIS	CAMRIS	TATORIS		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
10000	Ū	0	Ũ	0	Ū	Ū	Ū	°,	Ū	Ū	Ū	Ū	Ū	Ū	Ū	Ū		
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription									
	31:11		rooon	und .	Б	0	0200	Soft	wara ah	ould not	roly on t	ha valua	of a roa	on and bit	To prov	ido		
	31.11		compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.CBERISRO0GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking.															
			CBERIS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking.															
	10		CBER	BERIS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking. BMRIS RO 0 GPTM CaptureB Match Raw Interrupt														
				RIS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking. RIS RO 0 GPTM CaptureB Match Raw Interrupt														
	9		CBME	BERIS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking.														
	5		CDIVIL	BERIS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking. BMRIS RO 0 GPTM CaptureB Match Raw Interrupt This is the CaptureB Match interrupt status prior to masking.														
				BERIS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking. BMRIS RO 0 GPTM CaptureB Match Raw Interrupt This is the CaptureB Match interrupt status prior to masking.														
	8		TBTO	RIS	R	0	0	GPT	M Time	rB Time-	Out Raw	/ Interrup	ot					
								This	is the T	imerB tin	ne-out ir	nterrupt s	status pri	or to ma	sking.			
	7:4		reserv	ved	R	0	0x0	Soft	ware sh	ould not	rely on tl	he value	of a res	erved bit	t. To prov	vide		
										with futu cross a r	•				ed bit sl	nould be		
												any-write	operatio	<i>л</i> т.				
	3		RTCR	RIS	R	0	0	GPT	M RTC	Raw Inte	errupt							
								This	is the F	TC Ever	nt interru	pt status	s prior to	masking].			
	2		CAEF	RIS	R	0	0	GPT	M Capt	ureA Eve	ent Raw	Interrupt	:					
								This	is the C	aptureA	Event in	nterrupt s	status pri	or to ma	sking.			
	1		CAMF	ยร	R	0	0	GPT	M Cant	ureA Mat	tch Raw	Interrup	t					
	·		0,			-	5			aptureA				ior to ma	skina			
						_									.o.urg.			
	0		TATOF	RIS	R	0	0			rA Time-								
								This	the Tim	erA time	-out inte	rrupt sta	tus prior	to mask	ing.			

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

r1 base: 0 r2 base: 0 t 0x020	x4003.1 x4003.2	000 000	·		·											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
							rese	rved			-					
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ľ		reserved			CBEMIS	CBMMIS	TBTOMIS	1	rese	rved	i	RTCMIS	CAEMIS	CAMMIS	TATOMIS	
RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO 0	RO	RO	RO 0	
Ū	0	Ū	0	0	0	0	0	0	0	0	0	Ū	0	Ū	0	
Bit/Field	preserved across a read-modify-write operation.															
31:11	reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be															
10		reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. CBEMIS RO 0 GPTM CaptureB Event Masked Interrupt														
		reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation. CBEMIS RO 0 GPTM CaptureB Event Masked Interrupt This is the CaptureB event interrupt status after masking.														
9		CBEMIS RO 0 GPTM CaptureB Event Masked Interrupt CBMMIS RO 0 GPTM CaptureB event interrupt status after masking. CBMMIS RO 0 GPTM CaptureB Match Masked Interrupt														
							This	is the C	aptureB	match ir	nterrupt	status aft	er mask	ing.		
8		TBTOM	MIS	R	0	0	GPT	M Time	B Time-	Out Mas	ked Inte	rrupt				
							This	is the Ti	imerB tin	ne-out in	nterrupt s	status aft	er maski	ing.		
7:4		reserv	red	R	0	0x0	com	patibility	with futu	ire prodi	ucts, the	value of	a reserv	•		
3		RTCM	1IS	R	0	0	GPT	MRTC	Masked	Interrup	t					
							This	is the R	TC even	t interru	pt status	after ma	isking.			
2		CAEM	1IS	R	0	0	GPT	M Captu	ureA Eve	ent Mask	ed Inter	rupt				
							This	is the C	aptureA	event in	terrupt s	tatus afte	er maski	ng.		
1		CAMM	/IS	R	0	0	GPT	M Captu	ureA Mat	ch Masł	ked Inter	rupt				
							This	is the C	aptureA	match ir	nterrupt	status aft	er mask	ing.		
0		TATON	ЛIS	R	0	0	GPT	M Time	A Time-	Out Mas	ked Inte	rrupt				
							This	is the Ti	imerA tin	ne-out in	nterrupt s	status aft	er maski	ing.		
	r1 base: 0 12 base: 0 12 base: 0 RO, reset 31 RO 0 15 RO 0 31:11 10 9 8 8 7:4 3 2 1	r1 base: 0x4003.1 r2 base: 0x4003.2 t 0x020 RO, reset 0x0000 31 30 RO RO 0 15 14 RO RO 0 15 14 RO 0 0 8 it/Field 31:11 10 9 8 8 7:4 3 2 1	RO, reset 0x0000.0000 31 30 29 RO RO RO O 15 14 13 reserved RO RO RO 0 0 0 0 Bit/Field Nam 31:11 reserved 9 CBEM 9 CBMM 8 TBTOM 7:4 reserved 3 RTCM 2 CAEM 1 CAMM	11 base: 0x4003.2000 2 base: 0x4003.2000 31 30 29 28 RO, reset 0x0000.0000 15 14 13 12 reserved RO RO RO 0 15 14 13 12 reserved RO RO RO 0 31:11 reserved 10 CBEMIS 9 CBMMIS 8 TBTOMIS 8 TBTOMIS 3 RTCMIS 2 CAEMIS 1 CAEMIS 1 CAEMIS 1 1	r1 base: 0x4003.1000 r2 base: 0x4003.2000 RO, reset 0x0000.0000 31 30 29 28 27 RO RO RO RO RO RO 0 0 0 0 0 11 reserved RO RO RO RO RO 0 0 0 0 0 0 15 14 13 12 11 reserved RO RO RO RO RO 0 0 0 0 0 31:11 reserved RI 10 CBEMIS RI 9 CBMMIS RI 8 TBTOMIS RI 3 RTCMIS RI 2 CAEMIS RI 1 CAMMIS RI	11 base: 0x4003.1000 22 base: 0x4003.2000 31 30 29 28 27 26 RO RO RO RO RO RO RO 15 14 13 12 11 10 Image: reserved CBEMIS RO RO RO RO RO 0 0 0 0 0 0 15 14 13 12 11 10 Image: reserved CBEMIS RO RO RO RO RO 31:11 reserved RO RO RO 10 CBEMIS RO RO RO 9 CBMMIS RO RO RO 3 TBTOMIS RO RO RO 3 RTCMIS RO RO RO 1 CAEMIS RO RO RO	r1 base: 0x4003.1000 2 base: 0x4003.2000 31 30 29 28 27 26 25 R0 R0 R0 R0 R0 R0 0 0 0 15 14 13 12 11 10 9 reserved CBEMIS CBEMIS R0 R0 R0 R0 R0 R0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 reserved R0 R0 R0 R0 R0 80///Field Name Type Reset 31:11 reserved RO 0x00 10 CBEMIS RO 0 0 0 0 0 9 CBMMIS RO 0 0 0 0 0 11 reserved RO 0x0 0 0 0 0 3 RTCMIS RO 0 0 0	11 base: 0x4003.2000 10000 31 30 29 28 27 26 25 24 RO RO	11 base: 0x4003.2000 31 30 29 28 27 26 25 24 23 RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 RO RO	These: Control of the control of th	rt base: bx4003.2000 RO, reset 0x5000.0000 1 3 3 29 28 27 26 25 24 23 22 21 RO, reset 0x5000.0000 15 14 13 12 11 10 9 8 7 6 5 Teserved CBEMIS CBMIS TBTOMIS reserved RO RO R	11 base: 0x4003: 1000 200 28 27 26 25 24 23 22 21 20 RO, reset 0x0000: 0000 31 30 29 28 27 26 25 24 23 22 21 20 RO, reset 0x0000: 0000 31 30 29 28 27 26 25 24 23 22 21 20 RO, reset 0x0000: 0000 0 <td><pre>rt base: 0x4003 1000 10x020 RO, reset 0x40000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO, reset 0x4000 .0000 15 14 13 12 11 10 9 8 7 6 5 4 3 reserved reserved reserv</pre></td> <td>11 base: 0x4003 0000 30 29 28 27 26 25 24 23 22 21 20 19 18 RO <t< td=""><td><pre>rt base: 0x4003 1000 10x2</pre></td></t<></td>	<pre>rt base: 0x4003 1000 10x020 RO, reset 0x40000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 reserved RO, reset 0x4000 .0000 15 14 13 12 11 10 9 8 7 6 5 4 3 reserved reserved reserv</pre>	11 base: 0x4003 0000 30 29 28 27 26 25 24 23 22 21 20 19 18 RO RO <t< td=""><td><pre>rt base: 0x4003 1000 10x2</pre></td></t<>	<pre>rt base: 0x4003 1000 10x2</pre>	

GPTM Masked Interrupt Status (GPTMMIS)

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

Timer Timer Timer Offse	TM Intern 10 base: 0) 11 base: 0) 12 base: 0) 10x024 W1C, rese	(4003.0 (4003.1 (4003.2	000 000	TMICR)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved				1	•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	· · ·		reserved			CBECINT	CBMCINT	TBTOCINT		rese	rved		RTCCINT	CAECINT	CAMCINT	TATOCINT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:11	reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. CBECINT W1C 0 GPTM CaptureB Event Interrupt Clear The CBECINT values are defined as follows:														
	10	preserved across a read-modify-write operation.CBECINTW1C0GPTM CaptureB Event Interrupt Clear														
		CBECINT W1C 0 GPTM CaptureB Event Interrupt Clear														
									le Desc							
								0		nterrupt						
								1	Inei	nterrupt	is cleare	d.				
	9		CBMC	INT	W	1C	0	GPT	M Captu	ureB Mat	ch Interr	upt Clea	ar			
								The	CBMCIN	T values	are defi	ned as	follows:			
								Valu	ie Desc	ription						
								0		nterrupt	is unaffe	cted.				
								1	The i	nterrupt	is cleare	d.				
	8		твтос	INT	W	1C	0	GPT	M Timer	B Time-	Out Inter	rupt Cle	ear			
												•	s follows:			
									ie Desc							
								0		nterrupt	is unaffe	cted				
								1		nterrupt						
	7:4		reserv	ed	R	0	0x0	com	patibility	with futu	ire produ	ucts, the	e of a res value of operatio	a reserv		

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
2	CAECINT	W1C	0	 GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows: Value Description The interrupt is unaffected. The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows:
				Value Description 0 The interrupt is unaffected.

1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer Offse	2 base: 0 t 0x028	0x4003.10 0x4003.20 et 0x0000	000	6-bit mode	e) and 0xF	FFF.FF	FFF (32-bit mo	ode)								
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	I .		гт	TAI	I LRH	Ι	I	ſ	1	1	1	
Type Reset	R/W 0	R/W 1	R/W	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
Reset		'		0	I		I	I	1		0	'				0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•			• •	TAI	LRL	•	•	•	I	•	•	.
Туре	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W
Reset	I	I	I	I	I	1	I	I	I	I	1	I	I	I	I	1
	it/Field 31:16		Nan TAILI		Ty R/	w	Reset 0xFFFF	GPT	cription	rA Interv	al Load	Register	High			
							32-bit mode 0x0000 16-bit mode	· Whe	en config erB Inte e. A read	rval Loa	d (GPT	MTBILR) registe	r loads th	nis value	
									6-bit moo e of GPT	,		s as 0 a	nd does	not have	an effec	ct on the
	15:0		TAIL	RL	R/	W	0xFFFF	GPT	TM Time	rA Interv	al Load	Register	Low			
									both 16- erA. A re				•			iter for

GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1			r r	rese	rved	1		1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1			1 1	TBI	I ILRL	1	I	1	1	1	I	•
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	npatibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	15:0		TBIL	RL	R/	W	0xFFFF	GP	TM Time	rB Interv	al Load	Register				
												gured as		-		

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	Í	I	i	т т	TAM	I MRH	I	I	1	i –	I	i	Ì
ype eset	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1		1		TAI	MRL	1	I	1		1	I	1
Type eset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		TAM	RH	R/	W	0xFFFF	GP ⁻	TM Time	rA Match	n Registe	er High				
							32-bit mode 0x0000 16-bit mode	· Whe e) GP 1	en config TMCFG I TMTAR,	register,	this valu	e is com	pared to	,		
									6-bit moo e of GPT			s as 0 a	nd does	not have	an effec	ct on th
	15:0		TAM	RL	R/	W	0xFFFF	GP ⁻	TM Time	rA Match	n Registe	er Low				
								GP	en config TMCFG I TMTAR,	register,	this valu	e is com	pared to	,		
									en config ermines t			-		•	GPTM	TAILR,

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

Timer Timer Timer Offse	0 base: (1 base: (2 base: (t 0x034	erB Ma 0x4003.00 0x4003.10 0x4003.20 et 0x0000	000 000 000	TMTBN	/ATCHF	R)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	Ì	1		i i	rese	rved	1		1	i I	ì	Í	Î
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 TBMRL															0	
[Type R/W															
	Type R/W															R/W
															1	
	it/Field 31:16		Nan reser		Tyj Ri		Reset 0x0000	Soft corr	npatibility	with futu	ure prod	ucts, the	of a res value of operation	a reserv	•	
	15:0		TBM	IRL	R/	W	0xFFFF	GP ⁻	TM Time	rB Match	n Registe	er Low				
										•		-	s value a ut PWM	•	n GPTM	TBILR,
								GP num	TMTBIL	R , determ dge ever	nines how	v many e	de, this v edge ever jual to the	nts are c	ounted.	

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		т т	, ,			1 1	rese	rved	1			1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ			resei	ved					I		TAF	rSR	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		TAPS	ŝR	R/	N	0x00	GP1	TM Time	rA Presc	ale					
									register ie registe		s value o	on a write	. A read	returns	the curre	nt value

Refer to Table 9-2 on page 183 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	r		r r	r 1			1 1	rese	rved	1			1	1	1				
Type	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
				reser	ved					1		TBF	SR	1	1				
Туре	RO	RO	RO	RO	RO	RO	RO	0 RO R/W R/W R/W R/W R/W R/W R/W R/W 0 0 0 0 0 0 0 0 0 0											
Reset	0	0	0	0	0	0	0												
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription										
	31:8		reserv	ed	R	С	0x00					he value			•				
											•	ucts, the dify-write			ved bit sł	ould be			
	7:0		TBPS	R	R/	W	0x00	GP1	rM Time	rB Presc	ale								
									register nis regist		s value (on a write	. A read	returns	the curre	nt value			

Refer to Table 9-2 on page 183 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				т т	rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		г г			I		I TAP:	SMR	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	be	Reset	Des	cription							
	31:8		reserv	ved	R	С	0x00	com		with futu	ure prod	ucts, the	value of	a reser	t. To prov ved bit sh	
	7:0		TAPSI	MR	R/	W	0x00	GP1	rM Time	A Presc	ale Mato	ch				
								This	value is	used al	ongside	GPTMT	AMATCH	IR to de	etect time	r match

events while using a prescaler.

July 25, 2008

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1 1			ſ	ſ	TBP:	SMR	ſ	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_			_								
В	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
31:8			reserved		RO		0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
								·				2	operatio	лт.		
	7:0		TBPSI	MR	R/W		0x00	GP1	GPTM TimerB Prescale Match							
								This	s value is	used al	ongside	GPTMT	вматсі	HR to de	tect time	r match

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

Timer Timer Timer Offse	M Time 0 base: 02 1 base: 02 2 base: 03 t 0x048 RO, reset	x4003.00 x4003.10 x4003.20	00 00 00) and 0xFf	FF.FF	FF (32-bit moc	de)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r				· · · · ·		1 1	TA	r RH	ſ	r	ì	1 1	r	1	
Type Reset	RO 0	RO 1	RO 1	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r				· · · ·		1 1	TA	NRL	I	r	1	1 1	r	1	
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:16		TAR	Н	R	(0xFFFF 32-bit mode 0x0000 16-bit mode) If th	TM Time e GPTM TMCFG i	CFG is i	n a 32-b	it mode,			read. If ti	ne
	15:0		TAR	L	R	С	0xFFFF	GP	TM Time	rA Regis	ter Low					
								exc	ead returr ept in Inp last edge	out Edge						•

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GP1	M Tim	nerB (G	РТМТВ	R)														
Timer Timer Offse	1 base: 2 base: t 0x04C	0x4003. 0x4003. 0x4003. et 0x000	1000 2000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[1	ſ	ſ	r I		1 1	rese	rved	I	1	ſ	r 1		i	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	1	1		1 1	TB	RL	1	ı	1	r 1		1			
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO		
	' Bit/Field		Na		Ту	·	Reset		cription	1	I	I	I	I	I	1		
	31:16		rese	rved	R	0	0x0000	com	patibility	with fut	ure prod	the value ucts, the dify-write	value of	a reser	•	vide hould be		
	15:0		ТВ	RL	R	0	0xFFFF	GPT	M Time	rВ								
6								exce	A read returns the current value of the GPTM TimerB Count Register , except in Input Edge Count mode, when it returns the timestamp from the last edge event.									

July 25, 2008

10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

10.1 Block Diagram





10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

10.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the **WDTCTL** register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

10.4 Register Map

Table 10-1 on page 216 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	218
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	219
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	220
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	221
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	222
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	223
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	224
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	225

Table 10-1. Watchdog Timer Register Map


Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	226
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	227
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	228
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	229
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	230
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	231
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	232
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	233
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	234
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	235
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	236
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	237

10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Base Offse	chdog C 0x4000.0 t 0x008 R/W, rese	000	(WDTC	TL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1	ĺ	1 1	rese	1	i i			1 1 1		1	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset	U	0	U	0	0	0	U	0	0	U	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reser								RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
B	Bit/Field Name Type Reset Description 31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.															
	compatibility with future products, the value of a reserved bit should be															
	0		INTE	N	R/	w	0	The	INTEN V ue Desc Interr clear	rupt ever ed by a h	re define nt disable nardware	ed (once e reset).	ows: e this bit is e enabled			

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Offse	0x4000.0 t 0x010 RO, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	1		· ·	rese			1	1	1	1	1	r I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			1 1	reserved			1	1	1 1	1	I	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	8it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	C	0x00	com	patibility	with fut	ure prod	ucts, the	of a res value of operation	a reserv	•	vide hould be
	0		WDT	RIS	R	С	0	Wate	chdog R	aw Inter	rupt Stat	us				
								Give	es the ra	w interru	ipt state	(prior to	masking) of WD	TINTR.	

July 25, 2008

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1		1		ı ı	rese	rved	r r		1	r 1	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		ı	1			ı ı	reserved				1	r I	T	1	WDTMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Ty	ре	Reset	Des	cription							
	31:1		reser	ved	R	C	0x00	com	patibility	with futu	ire prod	he value ucts, the dify-write	value of	f a reser	•	vide hould be
	0		WDTI	MIS	R	С	0	Wate	chdog M	asked In	terrupt \$	Status				
								Give inter		asked int	errupt s	tate (afte	er maski	ng) of th	e WDTII	NTR

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Base Offse	chdog ⁻ 0x4000.0 t 0x418 R/W, res	0000	VDTTES	T)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved	1		1		1	1	
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	reserved			ì	STALL		Í		rese	rved	1	Î	·
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:9		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	8		STA	LL	R/	W	0	Wat	chdog S	tall Enab	le					
When set to 1, if the Stellar debugger, the watchdog tim										dog time	r stops c	ounting.	Once th			
is restarted, the watchdog timer resumes counting. 7:0 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.																

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Offset	0x4000.0 t 0xC00 R/W, res		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	T		, , , , , , , , , , , , , , , , , , ,		1 1	WDT	Lock	I	1	1	1	1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	WDTLock															
Туре													R/W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:0		WDTL	ock	R/	W	0x0000	Wat	chdog L	ock						
								write		. A write	of any c	E551 un other valu			0 0	
								A re	ad of thi	s registe	r returns	the follo	owing va	lues:		

Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Watchdog Lock (WDTLOCK)

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Wate	tchdog Peripheral Identification 4 (WDTPeriphID4)															
Offse	0x4000.0 t 0xFD0 RO, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T	1			1 1	rese	rved			1		1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1					PI	D4	1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	ire prod	the value ucts, the dify-write	value o	f a resei	•	
	7:0		PIC)4	R	0	0x00	WD.	T Periphe	eral ID R	egister[[7:0]				

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		1			rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			r r	rese	rved		· ·					PI	D5	1	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nam	e	Ту	be	Reset	Des	cription							
	31:8		reserv	ved	R	С	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	f a reserv	•	
	7:0		PID	5	R	С	0x00	WD	T Periph	eral ID F	Register[15:8]				

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID6 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID6 RO 0x00 WDT Peripheral ID Register[23:16]

Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000 Offset 0xFDC Type RO, reset 0x0000.0000

31 30 29 28 27

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved			•			1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved						[I Pl	D7	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	7	R	0	0x00	WD	T Periph	eral ID F	Register[31:24]				

Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID0 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID0 RO 0x05 Watchdog Peripheral ID Register[7:0]

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		ľ			rese	rved				1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved							PI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
B	it/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	0x00 Software should not rely on the value of a reserved compatibility with future products, the value of a reserved across a read-modify-write operation.								
	7:0		PID	1	R	C	0x18									

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		l	•					rese	rved			•	1	1	•	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved						1	I Pl	D2	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
B	8it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv		
	7:0		PID	2	R	0	0x18	Wat	chdog Po	eripheral	ID Reg	ister[23:7	[6]			

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 12 4 15 14 13 11 10 9 8 7 6 5 3 2 0 1 PID3 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID3 RO 0x01 Watchdog Peripheral ID Register[31:24]

7:0

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

CID0

Base Offse	Watchdog PrimeCell Identification 0 (WDTPCellID0) Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D 31 30 29 28 27 26 25 24 23 22 21													
	31	30	29	28	27	26	25	24	23	22	21			
			1		1	1	т т	rese	rved					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset 0														
			1	rese	erved	1	1 1		I		1	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0			
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription					
	31:8		reserv	ved	R	0	0x00	Soft	ware sho	ould not	rely on	the		

RO

e value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

20

RO

0

RO 0

19

RO

0

3

RO 1

CID0

18

RO

0

2

RO 1

17

RO

0

1

RO 0

16

RO

0

0

RO 1

Watchdog PrimeCell ID Register[7:0] 0x0D

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Waterlady I mileoen is
Base 0x4000.0000
Offset 0xFF4

Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		Î	1	1	1 1 1		1 1	rese	rved	I	r	1		T	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	erved					1	ı	CI	D1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription								
	31:8 reserved RO						0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	7:0		CID	01	R	0	0xF0	Wat	chdog P	rimeCell	ID Reg	ister[15:8]				

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

23

RO

0

7

reserved

22

RO 0

6

21

RO

0

5

20

RO 0

4

19

RO 0

3

CID2

18

RO

0

2

17

RO 0

1

16

RO

0

0

Watchdog PrimeCall Identification 2 (WDTPCallD2)

vvat	cnaog i	rimeCe	ell Ident	ification	12 (VVD	IPCelli	D2)
Offse	0x4000.0 t 0xFF8 RO, rese	0000 t 0x0000.	0005				
	31	30	29	28	27	26	25
Туре	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0
	15	14	13	12	11	10	9

T

reserved

Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	31:8		Nam		Ty R	pe	Reset 0x00		cription	auld not	roly on t		of a roa	on od hit		vido
	31.8		reserv	ea	ĸ	0	UXUU	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.								
	7:0		CID	2	R	0	0x05	Wat	chdog P	rimeCell	ID Regi	ster[23:1	6]			

24

RO

0

8

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		· · ·					CI	D3	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8 reserved RO					0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	7:0		CID	3	R	0	0xB1	Wat	chdog Pi	rimeCell	ID Regi	ster[31:2	4]			

11 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S6110 controller is equipped with one UART module.

The UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 1.5625 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

11.1 Block Diagram

Figure 11-1. UART Module Block Diagram



11.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 257). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.

11.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 11-2 on page 240 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.





11.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 253) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 254). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 * Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 255), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- **UARTFBRD** write, **UARTIBRD** write, and **UARTLCRH** write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

11.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit

FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 250) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 239).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 248). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

11.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register. See page 252 for more information on IrDA low-power pulse-duration configuration.

Figure 11-3 on page 242 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 11-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

11.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 246). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 255).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 250) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 259). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

11.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 264).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 261) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 263).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 265).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

11.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 257). In loopback mode, data transmitted on UnTx is received on the UnRx input.

11.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

11.3 Initialization and Configuration

To use the UART, the peripheral clock must be enabled by setting the UART0 bit in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 240, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 253) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 254) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

11.4 Register Map

Table 11-1 on page 244 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 257) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 11-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	246
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	248
0x018	UARTFR	RO	0x0000.0090	UART Flag	250
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	252
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	253
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	254

Offset	Name	Туре	Reset	Description	See page
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	255
0x030	UARTCTL	R/W	0x0000.0300	UART Control	257
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	259
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	261
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	263
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	264
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	265
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	267
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	268
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	269
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	270
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	271
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	272
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	273
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	274
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	275
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	276
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	277
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	278

11.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UAR Offse	RT Data F0 base: 0 t 0x000 R/W, rese	x4000.C	000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'							rese	erved	•				•	•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei							9									
[15	14	13 I I erved	12	11 OE	10 BE	PE	8 FE	7	6	5	4	3 I ATA	2	1 1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31:12		reserv	ved	R	0	0	com	tware sho npatibility served a	with fut	ure produ	ucts, the	value of	a reserv		
	11		OE		R	0	0	UAF	RT Overr	un Error						
								The	OE valu	es are de	efined as	follows				
								Val	ue Desc	ription						
								C		•	en no da	ata loss o	due to a	FIFO ov	errun.	
								1	New data		s receive	ed when	the FIFC) was fu	ll, resulti	ng in
	10		BE	i	R	0	0	UAF	RT Break	Error						
								the	s bit is se receive o Ismissior	data inpu	it was he	ld Low f	or longe	r than a	full-word	•
								the FIF	FIFO moo FIFO. W O. The n s to a 1 (hen a br ext chara	eak occu acter is c	rs, only only enat	one 0 ch bled afte	aracter i r the rec	s loaded eived da	into the ta input
	9		PE		R	0	0	UAF	RT Parity	Error						
									s bit is se match th		•					
									IFO moo FIFO.	le, this e	rror is as	sociated	d with the	e charac	ter at the	e top of

Bit/Field	Name	Туре	Reset	Description
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

July 25, 2008

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
ſ			1	1			1 1	rese	rved					i	1	'			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
			•			res	erved						OE	BE	PE	FE			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
В	it/Field		Nan	ne	Ty	ре	Reset	Des	cription										
	31:4		reser	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	3		OE	E	R	0	0	UART Overrun Error											
								When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to UARTECR .											
								the	FIFO co FIFO is f CPU mu	ull, only	the cont	ents of th	ne shift r	egister a	re overv				
	2		BE		R	0	0	UAF	RT Break	Error									
								the	bit is se received smission	data inp	ut was h	eld Low	for long	er than a	a full-woi	rd			
								This	s bit is cle	eared to	0 by a w	rite to U	ARTEC	ર .					
								the I FIF(IFO mod FIFO. WI O. The no s to a 1 (nen a bre ext chara	eak occu acter is c	rs, only only enat	one 0 ch oled afte	aracter i r the rec	s loadeo eive data	l into the a input			

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved			1				•
Туре	wo	WO	wo	wo	wo	WO	wo	WO	wo	wo	wo	wo	wo	wo	wo	wo
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							DA	TA			
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ty	pe	Reset	Des	cription							
									•							
	31:8	:8 reserved WO 0							ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:0		DAT	A	W	0	0	Errc	or Clear							
								Aw	rite to thi	s registe	r of any	data clea	ars the fr	aming, p	arity, bre	eak, and

overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART Offse	RT Flag ^{[0} base: (t 0x018 RO, reset)x4000.C	000															
71	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
reserved																		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
				rese	rved				TXFE	RXFF	TXFF	RXFE	BUSY		reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0		
В	it/Field		Name			Туре		Des	Description									
	31:8		reserved			RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
	7		TXFE			RO		UART Transmit FIFO Empty										
								The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.										
								If the FIFO is disabled (FEN is 0), this bit is set when the transmit holding register is empty.										
								If the FIFO is enabled (FEN is 1), this bit is set when the transmit FIFO is empty.										
6			RXFF			0	0	UART Receive FIFO Full										
								The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.										
								If the FIFO is disabled, this bit is set when the receive holding register is full.										
								If the FIFO is enabled, this bit is set when the receive FIFO is full.										
5			TXFF			0	0	UART Transmit FIFO Full										
								The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.										
								If the FIFO is disabled, this bit is set when the transmit holding register is full.										
								If the FIFO is enabled, this bit is set when the transmit FIFO is full.										
4			RXFE			RO		UART Receive FIFO Empty										
								The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.										
								If the FIFO is disabled, this bit is set when the receive holding register is empty.										
								If the FIFO is enabled, this bit is set when the receive FIFO is empty.										

Bit/Field	Name	Туре	Reset	Description
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The internal IrLPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrLPBaud16 clock. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F_{IrLPBaud16}

where $F_{IrLPBaud16}$ is nominally 1.8432 MHz.

You must choose the divisor so that $1.42 \text{ MHz} < F_{IrLPBaud16} < 2.12 \text{ MHz}$, which results in a low-power pulse duration of $1.41-2.11 \mu s$ (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4 μs are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UART IrDA Low-Power Register (UARTILPR)																	
Offse	T0 base: (t 0x020 R/W, rese																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved													1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved								ILPDVSR								
Туре	RO	RO	RO	RO 0	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset 0 0 Bit/Field			o Nam	о о Туре		0 Reset	0 Des	0 cription									
	31:8		reserv	RO		0	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
	7:0		ILPDVSR		R/W		0x00	IrDA	IrDA Low-Power Divisor								
								This	This is an 8-bit low-power divisor value.								

Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=**0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 240 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

Offset 0x024 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved	1						•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	r	1 1 1		1 1	DIV	/INT	1	1			1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	be	Reset	Des	cription							
	31:16		reserv	ved	R	C	0	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	a reserv		
	15:0		DIVI	NT	R/	N	0x0000	Inte	ger Bau	d-Rate D	ivisor					

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 240 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 Offset 0x028

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•				• •	rese	rved						•	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•		reser	ved							DIVF	RAC	•	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reser	0	Ū	Ū	U	0	0	0	0	0	0	Ū	U	Ū	Ū	Ū	Ū
E	Bit/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:6		reserv	ved	R	C	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	5:0		DIVFF	AC	R/	N	0x000	Frac	ctional Ba	aud-Rate	e Divisor					

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 Offset 0x02C Type R/W, reset 0x0000.0000

	21	20	20	20	27	26	25	24	22	22	21	20	10	10	17	16
Γ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	-	r	1	l I	rved	1	1 1	-	SPS	WL	EN	FEN	STP2	EPS	PEN	BRK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	und	D	0	0	Soft	wara sh	ould not	roly on t	ho voluo	of a res	orwod bit		/ido
	31.0		Teser	veu	К	0	0						value of			
								pres	served a	cross a r	ead-moo	dify-write	operatio	on.		
	7		SPS	S	R/	W	0	UAF	RT Stick	Parity Se	elect					
													are set, th			
									checked ty bit is t				7 are se as a 1.	et and 2 i	is cleare	d, the
													s disable	Ч		
												c punty it		u.		
	6:5		WLE	ĪN	R/	W	0	UAF	RT Word	Length						
									bits indi ne as foll		number	of data I	bits trans	mitted o	r receive	ed in a
								Val	ue Desc	ription						
								0x	3 8 bits	3						
								0x	2 7 bits	6						
								0x	1 6 bits	3						
								0x	:0 5 bits	s (defaul	t)					
	4		FEI	N	R/	Ŵ	0	UAF	RT Enab	e FIFOs						
	-			•	ĨŪ		Ū					nd rocoiv	ve FIFO b	uffore or	o onable	
								moo		et to 1, th	ansmit a	nu recen	e FIFU L	Juliers al	e enable	u (FIFO
									en cleare ome 1-b				ed (Chara s.	acter mo	de). The	FIFOs
	3		STP	2	R/	W	0	UAF	RT Two S	Stop Bits	Select	-				
													transmitt two stop			

Bit/Field	Name	Туре	Reset	Description
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be

cleared to 0.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
 - 1. Disable the UART.
 - 2. Wait for the end of transmission or reception of the current character.
 - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
 - 4. Reprogram the control register.
 - 5. Enable the UART.

UART Control (UARTCTL) UART0 base: 0x4000.C000 Offset 0x030 Type R/W, reset 0x0000.0300 31 30 29 28 27 26 25 24 22 21 20 19 18 17 16 23 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 RXE TXE LBE SIRLP SIREN UARTEN reserved reserved RO RO RO RO RO RO R/W R/W R/W RO RO RO RO R/W R/W R/W Туре 0 0 0 0 0 0 0 Reset 0 0 0 1 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:10 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 9 RXE R/W 1 **UART Receive Enable** If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping. Note: To enable reception, the UARTEN bit must also be set. 8 TXE R/W 1 **UART Transmit Enable** If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping. Note: To enable transmission, the UARTEN bit must also be set.

Bit/Field	Name	Туре	Reset	Description
7	LBE	R/W	0	UART Loop Back Enable If this bit is set to 1, the UnTX path is fed through the UnRX path.
6:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SIRLP	R/W	0	UART SIR Low Power Mode
				This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 252 for more information.
1	SIREN	R/W	0	UART SIR Enable
				If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

Offset	t 0x034 R/W, rese	et 0x000	0.0012													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1			r		reser	ved	1 1					1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			1		rese	rved				1		RXIFLSEL			I TXIFLSEL	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
В	it/Field		Nam	ie	Ту	ре	Reset	Desc	cription							
	31:6		reserv	ved	R	0	0x00	com	oatibility	ould not i y with futu across a re	ure produ	ucts, the	value of	a reserv	•	
	5:3		RXIFL	SEL	R/	W	0x2	UAR	T Rece	eive Interr	upt FIFC) Level S	Select			
								The	trigger	points for	the rece	eive inter	rupt are	as follov	vs:	
								Val	ue De	escription	l					
								0>	(0 R)	X FIFO ≥	1/8 full					
								0>	(1 R)	X FIFO ≥	¼ full					
								0>	(2 R)	X FIFO ≥	½ full (d	efault)				
								0>	(3 R)	X FIFO ≥	¾ full					
								0>	(4 R)	X FIFO ≥	7/8 full					
								0x5-	0x7 R	eserved						

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ 1/8 full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO ≤ ½ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

Offset	ſ0 base: 0 t 0x038 R/W, rese															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved						•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEIM	BEIM	PEIM	FEIM	RTIM	ТХІМ	RXIM		rese	erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:11		reserv	ed	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	10		OEIN	A	R/	W	0	UAF	RT Overr	un Error	Interrup	t Mask				
								On a	a read, tl	ne currer	nt mask	for the O	EIM inte	rrupt is r	eturned.	
								Sett	ing this b	it to 1 pro	omotes t	he OEIM	interrupt	to the in	terrupt co	ontroller.
	9		BEIN	Л	R/	W	0	UAF	RT Break	Error In	terrupt N	Mask				
								On a	a read, tl	ne currer	nt mask	for the B	EIM inte	rrupt is r	eturned.	
								Sett	ing this b	it to 1 pro	omotes t	he BEIM	interrupt	to the in	terrupt co	ontroller.
	8		PEIN	Л	R/	W	0	UAF	RT Parity	Error In	terrupt N	/lask				
								On a	a read, tl	ne currer	nt mask	for the P	EIM inte	rrupt is r	eturned.	
								Sett	ing this b	it to 1 pro	omotes t	he PEIM	interrupt	to the in	terrupt co	ontroller.
	7		FEIN	Л	R/	W	0	UAF	RT Frami	ng Error	Interrup	ot Mask				
								On a	a read, tl	ne currer	nt mask	for the F	EIM inte	rrupt is r	eturned.	
								Sett	ing this b	it to 1 pro	omotes t	he FEIM	interrupt	to the in	terrupt co	ontroller.
	6		RTIN	Л	R/	W	0	UAF	RT Recei	ve Time	-Out Inte	errupt Ma	sk			
								On a	a read, tl	ne currer	nt mask	for the R	гім inte	rrupt is r	eturned.	
								Sett	ing this b	it to 1 pro	omotes t	he RTIM	interrupt	to the in	terrupt co	ontroller.
	5		TXIN	Л	R/	W	0	UAF	RT Trans	mit Inter	rupt Mas	sk				
								On a	a read, tł	ne currer	nt mask	for the T	XIM inte	rrupt is r	eturned.	
								Sett	ing this b	it to 1 pro	omotes t	he TXIM	interrupt	to the in	terrupt co	ontroller.

UART Interrupt Mask (UARTIM)

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000

Offset 0x03C Type RO, reset 0x0000.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			, ,					rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
B	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:11		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ		value of	erved bit f a reserv on.	•	
	10		OER	IS	R	0	0					errupt St				
	9		BER	IS	R	0	0					(prior to rupt Stati) of this i	interrupt	

errupt Status
t

|--|

PERIS	RO	0	UART Parity Error Raw Interrupt Status

Gives the raw interrupt state (prior to masking) of this interrupt.

UART Framing Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt.

0 UART Receive Time-Out Raw Interrupt Status

Gives the raw interrupt state (prior to masking) of this interrupt.

RO 0 UART Transmit Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt. RO 0 **UART Receive Raw Interrupt Status**

Gives the raw interrupt state (prior to masking) of this interrupt.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

8

7

6

5

4

3:0

FERIS

RTRIS

TXRIS

RXRIS

reserved

RO

RO

RO

0

0xF

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The UARTMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 Offset 0x040 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1			rese	rved			· · · · ·				,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			40	10		40	•		-		_					
	15	14	13	12	11	10	9	8	/	6	5	4	3	2	1	0
		1	reserved		1	OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		rese	rved	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:11	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	OEMIS	RO	0	UART Overrun Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
9	BEMIS	RO	0	UART Break Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
8	PEMIS	RO	0	UART Parity Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
7	FEMIS	RO	0	UART Framing Error Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
6	RTMIS	RO	0	UART Receive Time-Out Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
5	TXMIS	RO	0	UART Transmit Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
4	RXMIS	RO	0	UART Receive Masked Interrupt Status
				Gives the masked interrupt state of this interrupt.
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UART Offset	0 base: 0 0x044	0x4000.C		RTICR)												
Type	W1C, res 31	et 0x000 30	10.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	ì		1 1			Î	1 1		rved			I		Ì	Í	Ì
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Туре	RO	RO	RO	RO	RO	OEIC W1C	BEIC W1C	PEIC W1C	FEIC W1C	RTIC W1C	TXIC W1C	RXIC W1C	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	e	Ту	pe	Reset	Des	cription							
:	31:11		reserv	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	preserved across a read-modify-write operation. 10 OEIC W1C 0 Overrun Error Interrupt Clear The OEIC values are defined as follows:															
								Val	ue Desc	ription						
								0	No e	ffect on f	he inter	rupt.				
								1	Clea	rs interru	ıpt.					
	9		BEI	С	W	1C	0	Brea	ak Error	Interrupt	Clear					
								The	BEIC Va	alues are	defined	l as follo	WS:			
								Val	ue Desc	ription						
								0	No e	ffect on t	he inter	rupt.				
								1	Clea	rs interru	ıpt.					
	8		PEI	С	W	1C	0	Pari	ty Error	nterrupt	Clear					
								The	PEIC Va	lues are	defined	as follo	WS:			
								Val	ue Desc	ription						
								0	No e	ffect on t	he inter	rupt.				
								1	Clea	rs interru	ıpt.					
	7		FEI	C	W	1C	0	Frar	ning Erro	or Interru	ipt Cleai	r				
								The	FEIC Va	alues are	defined	as follo	ws:			
								Val	ue Desc	ription						
								0		ffect on t	he inter	rupt.				
								1	Clea	rs interru	ıpt.					

Bit/Field	Name	Туре	Reset	Description
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear The RTIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear The TXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear The RXIC values are defined as follows: Value Description 0 No effect on the interrupt. 1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1 1	rese	rved	1			1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1	rese	rved		· ·			1		PI	D4		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Туј	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ire prod	the value ucts, the dify-write	value of	a reser	•	
	7:0		PID	4	R	C	0x0000	UAF	RT Perip	heral ID I	Registe	r[7:0]				
								Can	be used	d by softv	vare to i	identify th	e prese	nce of t	his perip	heral.

Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							т т	rese	erved					1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•			rese	rved							PI	05	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value o	f a reserv	•	
	7:0		PID	5	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[15:8]				
								Can	be used	l by softw	ware to i	dentify th	e prese	nce of th	is periph	ieral.

July 25, 2008

Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r I		· ·	rese	rved	1		, , , ,			,	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		· ·			I		PI	D6		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	3it/Field		Nar	ne	Тур	be	Reset	Des	cription							
	31:8		reser	ved	R	C	0x00	com	patibility	with futu	ure proc	the value lucts, the dify-write	value of	a reser	•	
	7:0		PIC	06	R	C	0x0000	UAF	RT Peripl	heral ID	Registe	r[23:16]				
								Can	be used	d by soft	vare to	identify th	e prese	nce of th	nis peripl	neral.

Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved		r	1 1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		т т				ı	PI	07	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:8		reser	ved	R	0	0	com	patibility	with futu	ure prod	the value lucts, the dify-write	value of	a reser	•	
	7:0		PID	7	R	0	0x0000	UAF	RT Periph	neral ID	Registe	r[31:24]				
								Can	be used	by soft	ware to	identify th	e prese	nce of th	nis peripł	neral.

Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 Offset 0xFE0 Type RO, reset 0x0000.0011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1	1	r r		т т	rese	rved	I		1		r	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	rese	rved		1 1			1		PI	D0	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
E	8it/Field		Nai	me	Тур	be	Reset	Des	cription							
	31:8		rese	rved	R	C	0x00	com	patibility	with futu	ure proc	the value lucts, the dify-write	value of	a reserv	•	
	7:0		PI	00	R	C	0x11	UAF	RT Perip	heral ID	Registe	r[7:0]				
								Can	be use	d by soft	ware to	identify th	ne prese	nce of th	is peripl	heral.

Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1 1	rese	rved	I		1		r	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1 1					PI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	the value lucts, the dify-write	value of	f a reser	•	
	7:0		PID	1	R	0	0x00	UAF	RT Peripl	neral ID	Registe	r[15:8]				
								Can	be used	by soft	ware to	identify th	e prese	nce of tl	nis peripl	neral.

Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	, , , , , , , , , , , , , , , , , , , ,	r I		1 I	rese	rved	1					T	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1			I		PI	D2		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nar	ne	Тур	be	Reset	Des	cription							
	31:8		reser	ved	R	C	0x00	com	patibility	with futu	ure proc	the value lucts, the dify-write	value of	a reserv	•	
	7:0		PIC	02	R	C	0x18	UAF	RT Peripl	heral ID	Registe	r[23:16]				
								Can	be used	d by soft	vare to	identify th	e prese	nce of th	nis peripl	neral.

Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 Offset 0xFEC Type RO, reset 0x0000.0001

31 30 20

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved					1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[10		1	rese			ı – ı	0	, 			PI		1	· · ·			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
E	Bit/Field		Name		Туре		Reset	Des	cription									
	31:8		reserved		RO		0x00	Soft	Software should not rely on the value of a reserved bit. To provide									
		10001700						com	compatibility with future products, the value of a reserved bit should be									
								pres	served ad	cross a r	ead-mod	dify-write	operation	on.				
	7:0		PID3		RO		0x01	UAF	UART Peripheral ID Register[31:24]									
								Can	Can be used by software to identify the presence of this peripheral.									

Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCelIID0)

UART0 base: 0x4000.C000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ľ		, ,		 		, ,	rese	erved	1		, , ,		1	1	,		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1		1 1	rese	rved					1	r	CII	D0	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1		
Bit/Field			Nam	e	Туј	ре	Reset	Des	cription									
	31:8		reserv	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7:0		CID	0	RO		0x0D	UAF	RT Prime	eCell ID F	Register	[7:0]						
							Provides software a standard cross-peripheral identification system.											

Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCelIID1)

UART0 base: 0x4000.C000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	1			1 1	rese	rved	I	1	1 1 1		r	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	rved						1	CI	D1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	
Bit/Field			Name		Type Reset		Des	cription									
	31:8		reser	R	С	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7:0		CID1		RO		0xF0	UART PrimeCell ID Register[15:8]									
								Prov	ides sof	tware a	standar	d cross-p	eriphera	I identifi	ication s	ystem.	

Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 Offset 0xFF8 Type RO, reset 0x0000.0005

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1						rese	erved	1				1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1		rese	rved					1		CII	I D2 I	1	1			
Туре	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 1	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1		
E	Bit/Field		Name		Туре		Reset	Des	cription									
	31:8		reserv	red	R	C	cc			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	7:0		CID2		RO		0x05		UART PrimeCell ID Register[23:16] Provides software a standard cross-peripheral identification							stem.		

Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1			I	· ·	rese	rved	I	1	r r		I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1	rese	rved		r r			I	1	CIE	03	I	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1	
Bit/Field			Nan	ne	Ту	ре	Reset	Des	cription								
	31:8		reser	ved	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	7:0		CID3		RO		0xB1	UART PrimeCell ID Register[31:24]									
								Prov	ides sof	tware a	standar	d cross-pe	eriphera	al identifi	cation s	/stem.	

12 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

12.1 Block Diagram

Figure 12-1. SSI Module Block Diagram



12.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

12.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 298). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (SSICR0) register (see page 291).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: Although the SSIClk transmit clock can theoretically be 12.5 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 442 to view SSI timing parameters.

12.2.2 FIFO Operation

12.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 295), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

12.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

12.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 299). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 301 and page 302, respectively).

12.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

12.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 12-2 on page 282 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 12-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 12-3 on page 282 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 12-3. TI Synchronous Serial Frame Format (Continuous Transfer)



12.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

12.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 12-4 on page 283 and Figure 12-5 on page 283.





Figure 12-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSIClk period after the last bit has been captured.

12.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 12-6 on page 284, which covers both single and continuous transfers.




Figure 12-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 12-7 on page 285 and Figure 12-8 on page 285.




Figure 12-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0





Figure 12-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

12.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 12-9 on page 286, which covers both single and continuous transfers.

SSICIk						
SSIFss					 	ſ
SSIRx—	(Q) MSB (■	χ	X	4 to 16 bits	X	
SSITx	MSB X	χ	X	X	X	LSB)

Figure 12-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFSS line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

12.2.4.7 MICROWIRE Frame Format

Figure 12-10 on page 287 shows the MICROWIRE frame format, again for a single frame. Figure 12-11 on page 288 shows the same format when back-to-back frames are transmitted.




Figure 12-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIC1k after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 12-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 12-12 on page 288 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





12.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.

- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

12.4 Register Map

Table 12-1 on page 289 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 12-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	291

Offset	Name	Туре	Reset	Description	See page
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	293
0x008	SSIDR	R/W	0x0000.0000	SSI Data	295
0x00C	SSISR	RO	0x0000.0003	SSI Status	296
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	298
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	299
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	301
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	302
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	303
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	304
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	305
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	306
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	307
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	308
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	309
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	310
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	311
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	312
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	313
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	314
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	315

12.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI	Control	0 (SS	ICR0)													
Offse	base: 0x4 et 0x000 R/W, rese															
.,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	1		1 1	rese	erved	1		1			I	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	S	CR		• •		SPH	SPO	FI	RF		DS	SS	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	be	Reset	Des	scription							
	31:16		reserv	ved	R	C	0x00	con	tware sho npatibility served ac	with futu	ure prod	ucts, the	value of	a reserv		
	15:8		SCI	R	R/	W	0x0000	SSI	Serial C	lock Rate	е					
									e value so SSI. The		•	erate the	e transm	it and re	ceive bi	t rate of
								BR=	FSSICI	k/(CPSI	DVSR *	(1 + 5	SCR))			
									ere CPSD CPSR re						med in t	he
	7		SPI	н	R/	W	0	SSI	Serial C	lock Pha	ise					
								This	s bit is on	ly applic	able to t	he Frees	cale SP	I Format		
								it to eith	SPH con change er allowin ture edge	state. It I ng or not	has the i	nost imp	act on th	ne first bi	it transm	itted by
									en the SP PH is 1, d		-	•			0	
	6		SPO	С	R/	W	0	SSI	Serial C	lock Pola	arity					
								This	s bit is on	ly applic	able to t	he Frees	scale SP	I Format		
				This bit is only applicable to the Freescale SPI Format. When the SPO bit is 0, it produces a steady state Low value on the SSIC1k pin. If SPO is 1, a steady state High value is placed on the SSIC1k pin when data is not being transferred.												

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Intruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI	Control	1 (SS	ICR1)													
SSI0 Offse	base: 0x4 t 0x004 R/W, rese	000.800	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved						•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved						SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	U	0	0	0	U	U	0	U	0	U	U	0	0	U
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0x00	com	patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv		
	3		SO	D	R/	W	0	SSI	Slave M	ode Out	out Disal	ble				
								syste slave the s could conf The	ems, it is es in the serial out d be tied igured so SOD valu ue Desc SSI c	evant or possible system v put line. I togethe o that the ues are o ription can drive nust not	e for the while ens n such s r. To ope e SSI sla defined a	SSI mas suring the ystems, i erate in s ave does as follows output in	ter to bro at only o the TXD uch a sy not drive s:	oadcast ne slave lines fror rstem, th e the SS	a messa drives d n multipl e SOD bi ITx pin.	ge to all ata onto e slaves t can be
	2		MS	6	R/	W	0	SSI	Master/S	Slave Se	lect					
								This bit selects Master or Slave mode and can be modified only whe SSI is disabled (SSE=0).								y when
								The	MS value	es are de	fined as	follows:				
								Valu	ue Desc	ription						
								0	Devi	ce config	ured as	a maste	r.			
								1	Devid	ce config	ured as	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved					•		í l
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				г т	DA	ATA			· · · ·		1		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	e	Ty	be	Reset	Des	cription							
	31:16		reserv	ved	R	С	0x0000	com	patibility	with futu	ire produ	ne value ucts, the lify-write	value of	a reserv	•	
	15:0		DAT	A	R/	W	0x0000	SSI	Receive	/Transmi	it Data					
								A re	ad opera	ation rea	ds the re	ceive FI	FO. A w	rite oper	ation wri	tes the

transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI0 Offset	base: 0x4 t 0x00C	(SSISR 4000.800 t 0x0000.	0																
ijpo	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[,		1	i .		1	т т	rese	rved	I	r	I	1	ı	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ſ	1		1	1		reserved	т т 1				1	BSY	RFF	RNE	TNF	TFE			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1			
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription										
	31:5		reser	ved	R	0	0x00	com	patibility	with futu	ure prod		value of	erved bit f a reserv on.					
	4		BS	Y	R	0	0	SSI	Busy Bit	:									
								The BSY values are defined as follows:											
								Value Description											
								0 SSI is idle.											
								1		s current mit FIFC			nd/or red	ceiving a	frame, c	or the			
	3		RF	F	R	0	0	SSI	Receive	FIFO Fi	ull								
								The	rff val	ues are o	defined	as follow	S:						
								Val	ue Desc	ription									
								0		eive FIFC		ull.							
								1	Rece	eive FIFC) is full.								
	2		RN	E	R	0	0	SSI	Receive	FIFO N	ot Empty	y							
								The	rne val	ues are o	defined	as follow	S:						
								Val	ue Desc	ription									
								0 Receive FIFO is empty.											
								1	Rece	eive FIFC) is not e	empty.							
	1		TN	F	R	0	1	SSI	Transmi	t FIFO N	lot Full								
								The	TNF val	ues are o	defined	as follow	s:						
								Val	ue Desc	ription									
								0	Tran	smit FIF	O is full.								
						1 Transmit FIFO is not full.													

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The ${\tt TFE}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

SSI Clock Prescale (SSICPSR)

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI0 Offse	base: 0x4 t 0x010 R/W, rese	000.800		,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	, i				, , , , , , , , , , , , , , , , , , ,		, ,	rese	rved	1	1	1	r 1	1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ľ		1	rese	rved		1 1			I	ı –	CPSI	DVSR	1	r	ı –
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:8		reserv	/ed	R	C	0x00	com	patibility	with futu	ure prod	the value ucts, the dify-write	value of	a reser	•	
	7:0		CPSD	/SR	R/\	N	0x00	SSI	Clock P	rescale [Divisor					
							number f SB alway		-		on the					

July 25, 2008

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI0 Offset	base: 0x4 t 0x014	4000.800		1)												
Туре	R/W, rese 31	et 0x000 30	0.0000 29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	ì		ĩ	Î		Í	1 1	rese	rved		Î	I	i	ì	Î	Ì
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							erved						TXIM R/W	RXIM R/W	RTIM R/W	RORIM R/W
Type leset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	0	0	0
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	3		TXI	М	R	w	0	SSI	Transmi	t FIFO lı	nterrupt	Mask				
								The	TXIM Va	lues are	e definec	as follo	ws:			
								Valu	ue Desc	ription						
								0	TX F	IFO half	-full or le	ess condi	tion inte	rrupt is n	nasked.	
								1	TX F	IFO half	-full or le	ess condi	tion inte	rrupt is n	iot mask	ed.
	2		RXI	М	R	W	0	SSI	Receive	FIFO In	iterrupt N	Mask				
								The	RXIM Va	lues are	e defined	as follo	WS:			
								Valu	ue Desc	ription						
								0	RX F	IFO half	f-full or n	nore con	dition int	errupt is	masked	
								1	RX F	IFO half	f-full or n	nore con	dition int	errupt is	not mas	ked.
	1		RTI	М	R	W	0	SSI	Receive	Time-O	ut Interr	upt Mask	Ĩ			
								The	RTIM Va	lues are	e defined	as follow	WS:			
								Valu	ue Desc	ription						
								0	RX F	IFO time	e-out inte	errupt is i	masked.			
								1	RX F	IFO time	e-out inte	errupt is i	not masl	ked.		

SSI Interrupt Mask (SSIIM)

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask The RORIM values are defined as follows:
				Value Description 0 RX FIFO overrun interrupt is masked.

1 RX FIFO overrun interrupt is not masked.

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI0 Offse	Raw In base: 0x4 t 0x018 RO, rese	4000.800		SSIRIS	5)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I				1 1	rese	erved			i	1	Ì	Ì	Î
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1			res	erved		1			1	TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
B	31:4		Nam	ved	Ty R R	0	Reset 0x00	Soft com pres	cription ware sho patibility served ac Transmi	with futu cross a r	ure produ ead-mod	ucts, the lify-write	value of operation	a reserv	•	
	3 TXRIS 2 RXRIS				R		0	Indi	cates tha	it the tra	nsmit FII	=O is ha	If full or I	ess, whe	en set.	
	L			_			Ū	Indi	cates tha	it the rec	eive FIF	O is half	f full or m	nore, whe	en set.	
1 RTRIS RO 0 SSI Recei														ed, wher	ı set.	
Indicates that the receive time-out has occurred, when 0 RORRIS RO SSI Receive Overrun Raw Interrupt Status Indicates that the receive FIFO has overflowed, when											set.					

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI	Masked	I Interru	upt Stat	us (SSI	MIS)											
Offse	base: 0x4 t 0x01C RO, reset															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			rese	erved						TXMIS	RXMIS	RTMIS	RORMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ty	pe	Reset	Des	cription							
31:4 reserved RO 0 Softwar compati								ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		vide hould be	
	3		TXM	IS	R	0	0		Transmi cates tha			•		ess, whe	en set.	
2 RXMIS RO 0 SSI								Receive cates that			•		nore, whe	en set.		
Indicates that the recei 1 RTMIS RO 0 SSI Receive Time-Out Indicates that the recei													•		ı set.	
0 RORMIS RO 0 SSI Receive Overrun Masked Interrupt Status Indicates that the receive FIFO has overflowed, when set.																

SSI Masked Interrupt Status (SSIMI)

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI0 Offse	Interrup base: 0x4 t 0x020 W1C, res	1000.800		R)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ĺ		1			i i	1 1	reser	ved	l I					l .	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•					•	reser	ved				•			RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Desc	cription							
	31:2		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	a reserv		vide nould be
	1		RTI	C	W	1C	0					upt Clear				
								Valı	ie Desc	rintion						
								0		ffect on i	nterrupt.					
								1		rs interru						
	0		ROR	IC	W	1C	0	SSI	Receive	Overrur	n Interrup	ot Clear				
								The	RORIC	values ar	e define	ed as follo	ows:			
								Valu	ie Desc	ription						
								0	No e	ffect on i	nterrupt.					
								1	Clea	rs interru	pt.					

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	14	1 1	rese			1 1	0		ı Ü	1	PI		1	·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Name Type Reset						cription							
	31:8 reserved RO						0x00	com	patibility	with fut	rely on tl ure produ ead-mod	ucts, the	value of	a reserv	•	
	7:0		PID	4	R	0	0x00		·		egister[7: ware to id			nce of th	is norinh	oral

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[10	14	1 1	rese			1 1	0				PI		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00		Peripher be used		•	-	ie prese	nce of th	is periph	eral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[15	14	1	rese			1 1	0		r	1		D6	1	· ·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut		ucts, the	value of	erved bit a reserv	•	
	7:0		PID	6	R	0	0x00		·		egister[23 ware to id	-	ie prese	nce of th	is periph	ieral.

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1 1			1	1 1		rved		1	1		1	1	
								1000	L							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved	î	1 1			I	1	I Pli	D7	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	rely on tl ure produ ead-moo	ucts, the	value of	a reserv	•	
	7:0		PID	7	R	0	0x00	SSI	Periphe	ral ID Re	egister[31	1:24]				
									be used	by soft	ware to i	dentify th	ne prese	nce of th	is periph	eral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	14	10	rese		10	، آن ا					PI		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	patibility	with futu	ure produ	ucts, the	value of	erved bit f a reserv	•	
								pres	served ad	cross a r	ead-moo	dify-write	operation	on.		
	7:0		PID	0	R	0	0x22	SSI	Peripher	ral ID Re	gister[7:	0]				
								Can	be used	l by softw	ware to i	dentify th	e prese	nce of th	is periph	eral.

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1	rese	erved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	D1	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Na			e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	1	R	0	0x00	SSI	Periphe	ral ID Re	egister [1	5:8]				
	7:0 PID1 RO 0x00								be used	by soft	ware to i	dentify th	ie prese	nce of th	is periph	eral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved		•	•		•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[10	14	1		rved		, <u> </u>	0		ı Ü	1	1	D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
B	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	2	R	0	0x18		Peripher		• .	-	ne prese	nce of th	is periph	ieral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved						1	PI	D3			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	3	R	0	0x01	SSI	Peripher	ral ID Re	egister [3	1:24]				
								Can	be used	l by soft	ware to i	dentify th	ne prese	nce of th	is periph	ieral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber					11	10			7						Ŭ A	
1	15	14	13	12	11	10	9	8	·	6	5	4	3	2	1 1	0
				rese	rved							CI	D0			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 1	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	e	Ty	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	Soft	ware sho	ould not	rely on tl	he value	of a res	erved bit	. To prov	/ide
31:8 reserved RO 0x00 Software should n compatibility with t preserved across															ved bit sh	nould be
	7:0		CID	0	R	0	0x0D	SSI	PrimeCe	ell ID Re	gister [7:	:0]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	cation sy	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							· · ·	rese	erved	1					1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved								1		CII	D1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 1	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field Name Type Reset				Des	cription										
	31:8		reserv	ved	R	С	0x00	com	npatibility	ould not with futu cross a r	ure prod	ucts, the	value of	f a reserv	•	
	7:0		CID	1	R	C	0xF0			ell ID Reg ftware a s		•	eriphera	al identifi	cation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser									-			-				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CIE	02	•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	f a reserv	•	
	7:0		CID	2	R	0	0x05	SSI	PrimeCe	ell ID Reg	gister [23	3:16]				
								Prov	vides sof	tware a	standard	l cross-pe	eriphera	al identifio	cation sy	stem.

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei		U	U		U	U	0	U	0	0	0	0	0	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CI	D3	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field Name Type Reset				Des	cription										
	31:8		reserv	red	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		CID	3	R	0	0xB1	SSI	PrimeCe	ell ID Reg	gister [3	1:24]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identific	ation sy	stem.

13 Ethernet Controller

The Stellaris[®] Ethernet Controller consists of a fully integrated media access controller (MAC) and network physical (PHY) interface device. The Ethernet Controller conforms to *IEEE 802.3* specifications and fully supports 10BASE-T and 100BASE-TX standards.

The Ethernet Controller module has the following features:

- Conforms to the IEEE 802.3-2002 specification
 - 10BASE-T/100BASE-TX IEEE-802.3 compliant. Requires only a dual 1:1 isolation transformer interface to the line
 - 10BASE-T/100BASE-TX ENDEC, 100BASE-TX scrambler/descrambler
 - Full-featured auto-negotiation
- Multiple operational modes
 - Full- and half-duplex 100 Mbps
 - Full- and half-duplex 10 Mbps
 - Power-saving and power-down modes
- Highly configurable
 - Programmable MAC address
 - LED activity selection
 - Promiscuous mode support
 - CRC error-rejection control
 - User-configurable interrupts
- Physical media manipulation
 - Automatic MDI/MDI-X cross-over correction
 - Register-programmable transmit amplitude
 - Automatic polarity correction and 10BASE-T signal reception
- IEEE 1588 Precision Time Protocol

13.1 Block Diagram





Figure 13-1. Ethernet Controller Block Diagram

13.2 Functional Description

Note: Stellaris® Fury-class devices incorporating an Ethernet controller should have a 12.4-k Ω resistor connected between ERBIAS and ground to accommodate future device revisions. The 12.4-k Ω resistor should have a 1% tolerance and should be located in close proximity to the ERBIAS pin. Power dissipation in the resistor is low, so a chip resistor of any geometry may be used.

As shown in Figure 13-2 on page 317, the Ethernet Controller is functionally divided into two layers or modules: the Media Access Controller (MAC) layer and the Network Physical (PHY) layer. These correspond to the OSI model layers 2 and 1. The primary interface to the Ethernet Controller is a simple bus interface to the MAC layer. The MAC layer provides transmit and receive processing for Ethernet frames. The MAC layer also provides the interface to the PHY module via an internal Media Independent Interface (MII).

Figure 13-2. Ethernet Controller



13.2.1 Internal MII Operation

For the MII management interface to function properly, the MDIO signal must be connected through a 10k Ω pull-up resistor to the +3.3 V supply. Failure to connect this pull-up resistor prevents management transactions on this internal MII to function. Note that it is possible for data transmission across the MII to still function since the PHY layer auto-negotiates the link parameters by default.

For the MII management interface to function properly, the internal clock must be divided down from the system clock to a frequency no greater than 2.5 MHz. The **MACMDV** register contains the divider used for scaling down the system clock. See page 337 for more details about the use of this register.

13.2.2 PHY Configuration/Operation

The Physical Layer (PHY) in the Ethernet Controller includes integrated ENDECs,

scrambler/descrambler, dual-speed clock recovery, and full-featured auto-negotiation functions. The transmitter includes an on-chip pulse shaper and a low-power line driver. The receiver has an adaptive equalizer and a baseline restoration circuit required for accurate clock and data recovery. The transceiver interfaces to Category-5 unshielded twisted pair (Cat-5 UTP) cabling for 100BASE-TX applications, and Category-3 unshielded twisted pair (Cat-3 UTP) for 10BASE-T applications. The Ethernet Controller is connected to the line media via dual 1:1 isolation transformers. No external filter is required.

13.2.2.1 Clock Selection

The PHY has an on-chip crystal oscillator which can also be driven by an external oscillator. In this mode of operation, a 25-MHz crystal should be connected between the <code>XTALPPHY</code> and <code>XTALNPHY</code> pins. Alternatively, an external 25-MHz clock input can be connected to the <code>XTALPPHY</code> pin. In this mode of operation, a crystal is not required and the <code>XTALNPHY</code> pin must be tied to ground.

13.2.2.2 Auto-Negotiation

The PHY supports the auto-negotiation functions of Clause 28 of the *IEEE 802.3* standard for 10/100 Mbps operation over copper wiring. This function can be enabled via register settings. The auto-negotiation function defaults to On and the ANEGEN bit in the **MR0** register is High after reset. Software can disable the auto-negotiation function by writing to the ANEGEN bit. The contents of the **MR4** register are sent to the PHY's link partner during auto-negotiation via fast-link pulse coding.

Once auto-negotiation is complete, the DPLX and RATE bits in the **MR18** register reflect the actual speed and duplex that was chosen. If auto-negotiation fails to establish a link for any reason, the ANEGF bit in the **MR18** register reflects this and auto-negotiation restarts from the beginning. Writing a 1 to the RANEG bit in the **MR0** register also causes auto-negotiation to restart.

13.2.2.3 Polarity Correction

The PHY is capable of either automatic or manual polarity reversal for 10BASE-T and auto-negotiation functions. Bits 4 and 5 (RVSPOL and APOL) in the **MR16** register control this feature. The default is automatic mode, where APOL is Low and RVSPOL indicates if the detection circuitry has inverted the input signal. To enter manual mode, APOL should be set High and RVSPOL then controls the signal polarity.

13.2.2.4 MDI/MDI-X Configuration

The PHY supports the automatic MDI/MDI-X configuration as defined in *IEEE 802.3-2002 specification*. This eliminates the need for cross-over cables when connecting to another device, such as a hub. The algorithm is controlled via settings in the **MR24** register. Refer to page 359 for additional details about these settings.

13.2.2.5 LED Indicators

The PHY supports two LED signals that can be used to indicate various states of operation of the Ethernet Controller. These signals are mapped to the LED0 and LED1 pins. By default, these pins are configured as GPIO signals (PF3 and PF2). For the PHY layer to drive these signals, they must be reconfigured to their hardware function. See "General-Purpose Input/Outputs (GPIOs)" on page 138 for additional details. The function of these pins is programmable via the PHY layer **MR23** register. Refer to page 358 for additional details on how to program these LED functions.

13.2.3 MAC Configuration/Operation

13.2.3.1 Ethernet Frame Format

Ethernet data is carried by Ethernet frames. The basic frame format is shown in Figure 13-3 on page 319.

Figure 13-3. Ethernet Frame

Preamble	SFD	Destination Address	Source Address	Length/ Type	Data	FCS
7	1	6	6	2	46 - 1500	4
Bytes	Byte	Bytes	Bytes	Bytes	Bytes	Bytes

The seven fields of the frame are transmitted from left to right. The bits within the frame are transmitted from least to most significant bit.

Preamble

The Preamble field is used by the physical layer signaling circuitry to synchronize with the received frame's timing. The preamble is 7 octets long.

Start Frame Delimiter (SFD)

The SFD field follows the preamble pattern and indicates the start of the frame. Its value is 1010.1011.

Destination Address (DA)

This field specifies destination addresses for which the frame is intended. The LSB of the DA determines whether the address is an individual (0), or group/multicast (1) address.

Source Address (SA)

The source address field identifies the station from which the frame was initiated.

Length/Type Field

The meaning of this field depends on its numeric value. The first of two octets is most significant. This field can be interpreted as length or type code. The maximum length of the data field is 1500 octets. If the value of the Length/Type field is less than or equal to 1500 decimal, it indicates the number of MAC client data octets. If the value of this field is greater than or equal to 1536 decimal, then it is type interpretation. The meaning of the Length/Type field when the value is between 1500 and 1536 decimal is unspecified by the standard. The MAC module assumes type interpretation if the value of the Length/Type field is greater than 1500 decimal.

Data

The data field is a sequence of 0 to 1500 octets. Full data transparency is provided so any values can appear in this field. A minimum frame size is required to properly meet the IEEE standard. If necessary, the data field is extended by appending extra bits (a pad). The pad field can have a size of 0 to 46 octets. The sum of the data and pad lengths must be a minimum of 46 octets. The MAC module automatically inserts pads if required, though it can be disabled by a register write. For the MAC module core, data sent/received can be larger than 1500 bytes, and no Frame Too Long error is reported. Instead, a FIFO Overrun error is reported when the frame received is too large to fit into the Ethernet Controller's RAM.

Frame Check Sequence (FCS)

The frame check sequence carries the cyclic redundancy check (CRC) value. The value of this field is computed over destination address, source address, length/type, data, and pad fields using the CRC-32 algorithm. The MAC module computes the FCS value one nibble at a time. For transmitted frames, this field is automatically inserted by the MAC layer, unless disabled by the CRC bit in the **MACTCTL** register. For received frames, this field is automatically checked. If the FCS does not pass, the frame is not placed in the RX FIFO, unless the FCS check is disabled by the BADCRC bit in the **MACRCTL** register.

13.2.3.2 MAC Layer FIFOs

For Ethernet frame transmission, a 2 KB TX FIFO is provided that can be used to store a single frame. While the *IEEE 802.3 specification* limits the size of an Ethernet frame's payload section to 1500 Bytes, the Ethernet Controller places no such limit. The full buffer can be used, for a payload of up to 2032 bytes.

For Ethernet frame reception, a 2-KB RX FIFO is provided that can be used to store multiple frames, up to a maximum of 31 frames. If a frame is received and there is insufficient space in the RX FIFO, an overflow error is indicated.

For details regarding the TX and RX FIFO layout, refer to Table 13-1 on page 320. Please note the following difference between TX and RX FIFO layout. For the TX FIFO, the Data Length field in the first FIFO word refers to the Ethernet frame data payload, as shown in the 5th to nth FIFO positions. For the RX FIFO, the Frame Length field is the total length of the received Ethernet frame, including the FCS and Frame Length bytes. Also note that if FCS generation is disabled with the CRC bit in the **MACTCTL** register, the last word in the FIFO must be the FCS bytes for the frame that has been written to the FIFO.

Also note that if the length of the data payload section is not a multiple of 4, the FCS field overlaps words in the FIFO. However, for the RX FIFO, the beginning of the next frame is always on a word boundary.

FIFO Word Read/Write Sequence	Word Bit Fields	TX FIFO (Write)	RX FIFO (Read)					
1st	7:0	Data Length LSB	Frame Length LSB					
	15:8	Data Length MSB	Frame Length MSB					
	23:16	23:16 DA oct 1						
	31:24		DA oct 2					
2nd	7:0		DA oct 3					
	15:8		DA oct 4					
	23:16		DA oct 5					
	31:24	DA oct 6						

Table 13-1. TX & RX FIFO Organization

FIFO Word Read/Write Sequence	Word Bit Fields	TX FIFO (Write)	RX FIFO (Read)					
3rd	7:0	5	SA oct 1					
	15:8	5	SA oct 2					
	23:16	5	SA oct 3					
	31:24	S	SA oct 4					
4th	7:0	S	SA oct 5					
	15:8	S	SA oct 6					
	23:16	Len	/Type MSB					
	31:24	31:24 Len/Type LSB						
5th to nth	7:0	d	ata oct n					
	15:8	dat	ta oct n+1					
	23:16	data oct n+2						
	31:24	dat	data oct n+3					
last	7:0	FCS 1 (if the CRC bit in MACCTL is 0)	FCS 1					
	15:8	FCS 2 (if the CRC bit in MACCTL is 0)	FCS 2					
	23:16	FCS 3 (if the CRC bit in MACCTL is 0)	FCS 3					
	31:24	FCS 4 (if the CRC bit in MACCTL is 0)	FCS 4					

13.2.3.3 Ethernet Transmission Options

The Ethernet Controller can automatically generate and insert the Frame Check Sequence (FCS) at the end of the transmit frame. This is controlled by the CRC bit in the **MACTCTL** register. For test purposes, in order to generate a frame with an invalid CRC, this feature can be disabled.

The *IEEE 802.3 specification* requires that the Ethernet frame payload section be a minimum of 46 bytes. The Ethernet Controller can be configured to automatically pad the data section if the payload data section loaded into the FIFO is less than the minimum 46 bytes. This feature is controlled by the PADEN bit in the **MACTCTL** register.

At the MAC layer, the transmitter can be configured for both full-duplex and half-duplex operation by using the DUPLEX bit in the **MACTCTL** register.

13.2.3.4 Ethernet Reception Options

Using the BADCRC bit in the **MACRCTL** register, the Ethernet Controller can be configured to reject incoming Ethernet frames with an invalid FCS field.

The Ethernet receiver can also be configured for Promiscuous and Multicast modes using the PRMS and AMUL fields in the **MACRCTL** register. If these modes are not enabled, only Ethernet frames with a broadcast address, or frames matching the MAC address programmed into the **MACIA0** and **MACIA1** register is placed into the RX FIFO.

13.2.4 Interrupts

The Ethernet Controller can generate an interrupt for one or more of the following conditions:

A frame has been received into an empty RX FIFO

- A frame transmission error has occurred
- A frame has been transmitted successfully
- A frame has been received with no room in the RX FIFO (overrun)
- A frame has been received with one or more error conditions (for example, FCS failed)
- An MII management transaction between the MAC and PHY layers has completed
- One or more of the following PHY layer conditions occurs:
 - Auto-Negotiate Complete
 - Remote Fault
 - Link Status Change
 - Link Partner Acknowledge
 - Parallel Detect Fault
 - Page Received
 - Receive Error
 - Jabber Event Detected

13.3 Initialization and Configuration

To use the Ethernet Controller, the peripheral must be enabled by setting the EPHY0 and EMAC0 bits in the **RCGC2** register. The following steps can then be used to configure the Ethernet Controller for basic operation.

- 1. Program the **MACDIV** register to obtain a 2.5 MHz clock (or less) on the internal MII. Assuming a 20-MHz system clock, the **MACDIV** value would be 4.
- 2. Program the MACIA0 and MACIA1 register for address filtering.
- **3.** Program the **MACTCTL** register for Auto CRC generation, padding, and full-duplex operation using a value of 0x16.
- 4. Program the **MACRCTL** register to reject frames with bad FCS using a value of 0x08.
- 5. Enable both the Transmitter and Receive by setting the LSB in both the **MACTCTL** and **MACRCTL** registers.
- 6. To transmit a frame, write the frame into the TX FIFO using the **MACDATA** register. Then set the NEWTX bit in the **MACTR** register to initiate the transmit process. When the NEWTX bit has been cleared, the TX FIFO is available for the next transmit frame.
- 7. To receive a frame, wait for the NPR field in the MACNP register to be non-zero. Then begin reading the frame from the RX FIFO by using the MACDATA register. When the frame (including the FCS field) has been read, the NPR field should decrement by one. When there are no more frames in the RX FIFO, the NPR field reads 0.

13.4 Ethernet Register Map

Table 13-2 on page 323 lists the Ethernet MAC registers. All addresses given are relative to the Ethernet MAC base address of 0x4004.8000.

The *IEEE 802.3* standard specifies a register set for controlling and gathering status from the PHY. The registers are collectively known as the MII Management registers and are detailed in Section 22.2.4 of the *IEEE 802.3 specification*. Table 13-2 on page 323 also lists these MII Management registers. *All addresses given are absolute and are written directly to the REGADR field of the* **MACMCTL** register. The format of registers 0 to 15 are defined by the IEEE specification and are common to all PHY implementations. The only variance allowed is for features that may or may not be supported by a specific PHY. Registers 16 to 31 are vendor-specific registers, used to support features that are specific to a vendors PHY implementation. Vendor-specific registers not listed are reserved.

Offset	Name	Туре	Reset	Description	See page
Ethernet	MAC			·	
0x000	MACRIS	RO	0x0000.0000	Ethernet MAC Raw Interrupt Status	325
0x000	MACIACK	W1C	0x0000.0000	Ethernet MAC Interrupt Acknowledge	327
0x004	MACIM	R/W	0x0000.007F	Ethernet MAC Interrupt Mask	328
0x008	MACRCTL	R/W	0x0000.0008	Ethernet MAC Receive Control	329
0x00C	MACTCTL	R/W	0x0000.0000	Ethernet MAC Transmit Control	330
0x010	MACDATA	R/W	0x0000.0000	Ethernet MAC Data	331
0x014	MACIA0	R/W	0x0000.0000	Ethernet MAC Individual Address 0	333
0x018	MACIA1	R/W	0x0000.0000	Ethernet MAC Individual Address 1	334
0x01C	MACTHR	R/W	0x0000.003F	Ethernet MAC Threshold	335
0x020	MACMCTL	R/W	0x0000.0000	Ethernet MAC Management Control	336
0x024	MACMDV	R/W	0x0000.0080	Ethernet MAC Management Divider	337
0x02C	MACMTXD	R/W	0x0000.0000	Ethernet MAC Management Transmit Data	338
0x030	MACMRXD	R/W	0x0000.0000	Ethernet MAC Management Receive Data	339
0x034	MACNP	RO	0x0000.0000	Ethernet MAC Number of Packets	340
0x038	MACTR	R/W	0x0000.0000	Ethernet MAC Transmission Request	341
MII Manag	gement				
-	MR0	R/W	0x3100	Ethernet PHY Management Register 0 - Control	342
-	MR1	RO	0x7849	Ethernet PHY Management Register 1 – Status	344
-	MR2	RO	0x000E	Ethernet PHY Management Register 2 – PHY Identifier 1	346
-	MR3	RO	0x7237	Ethernet PHY Management Register 3 – PHY Identifier 2	347

Table 13-2. Ethernet Register Map

Offset	Name	Туре	Reset	Description	See page
-	MR4	R/W	0x01E1	Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement	348
-	MR5	RO	0x0000	Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability	350
-	MR6	RO	0x0000	Ethernet PHY Management Register 6 – Auto-Negotiation Expansion	351
-	MR16	R/W	0x0140	Ethernet PHY Management Register 16 – Vendor-Specific	352
-	MR17	R/W	0x0000	Ethernet PHY Management Register 17 – Interrupt Control/Status	354
-	MR18	RO	0x0000	Ethernet PHY Management Register 18 – Diagnostic	356
-	MR19	R/W	0x4000	Ethernet PHY Management Register 19 – Transceiver Control	357
-	MR23	R/W	0x0010	Ethernet PHY Management Register 23 – LED Configuration	358
-	MR24	R/W	0x00C0	Ethernet PHY Management Register 24 –MDI/MDIX Control	359

13.5 Ethernet MAC Register Descriptions

The remainder of this section lists and describes the Ethernet MAC registers, in numerical order by address offset. Also see "MII Management Register Descriptions" on page 341.

Register 1: Ethernet MAC Raw Interrupt Status (MACRIS), offset 0x000

The MACRIS register is the interrupt status register. On a read, this register gives the current status value of the corresponding interrupt prior to masking.

Ethernet MAC Raw Interrupt Status (MACRIS)

Base 0x4004.8000 Offset 0x000 Type RO, reset 0x0000.0000

		00	00	<u></u>	07	00	07		00	00		00	10	40	4-	40
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	· · ·		•		reserved					PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
B	8it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:7		reserv	ved	R	C	0x0	com	patibility		ire produ	ucts, the	value of	erved bit a reserv on.		
	6		PHYI	NT	R	D	0x0	РНУ	/ Interrup	ot						
			PHYINT RO 0x0 PHY Interrupt When set, indicates that an enabled interrupt in the PHY layer has occured. WR17 in the PHY must be read to determine the specific event that triggered this interrupt. MDINT RO 0x0 MII Transaction Complete When set, indicates that a transaction (read or write) on the MII interrupt.													
	5		MDI	ΝT	R	C	0x0	MII	Transact	ion Com	plete					
												nsaction	(read or	write) on	the MII i	nterface
	4		RXE	R	R	C	0x0	Rec	eive Erro	or						
														ed on the it to be se		r. The
									A receiv only).	e error o	ccurs du	iring the	receptio	n of a fra	ame (100) Mb/s
									The fran alignme		an integ	er numbe	er of byte	es (dribbl	le bits) d	ue to an
									The CR	C of the f	rame do	es not p	ass the	FCS che	ck.	
									-	jth/type f ed as a l			nt with tl	he frame	data siz	e when
	3		FO	V	R	C	0x0	FIFC) Overrr	un						
								Whe FIFC		dicates t	hat an o	verrun w	as enco	ountered	on the re	eceive
	2		TXE	ИР	R	C	0x0	Trar	nsmit FIF	O Empty	,					
									en set, in D is emp		hat the p	oacket w	as trans	mitted ar	nd that th	ne TX

Bit/Field	Name	Туре	Reset	Description
1	TXER	RO	0x0	Transmit Error
				When set, indicates that an error was encountered on the transmitter. The possible errors that can cause this interrupt bit to be set are:
				 The data length field stored in the TX FIFO exceeds 2032. The frame is not sent when this error occurs.
				 The retransmission attempts during the backoff process have exceeded the maximum limit of 16.
0	RXINT	RO	0x0	Packet Received
				When set, indicates that at least one packet has been received and is stored in the receiver FIFO.

Register 2: Ethernet MAC Interrupt Acknowledge (MACIACK), offset 0x000

A write of a 1 to any bit position of this register clears the corresponding interrupt bit in the Ethernet MAC Raw Interrupt Status (MACRIS) register.

Ethernet MAC Interrupt Acknowledge (MACIACK)

Base 0x4004.8000 Offset 0x000 Type W1C, reset 0x0000.0000

.)po	21	20	20	20	27	26	25	24	22	22	21	20	10	10	17	16
ſ	31	30	29	28	27	26	25	24	23	1	21	20	19	18	17	16
l									rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved				1	PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0
10000	Ū	Ū	Ū	Ū	Ū	Ū	Ũ	Ū		0	Ū	Ū.		0	Ŭ	0
Б	sit/Field		Nor	20	т.	20	Ponot	Dee	orintion							
D	ni/Field		Nam	le	Ту	pe	Reset	Des	cription							
	31:7		reserv	ved	R	0	0x0	Soft	ware sh	ould not	rely on tl	he value	of a res	erved bit	. To prov	vide
														f a reserv	ed bit sh	ould be
								pres	served a	cross a r	ead-mod	any-write	operati	on.		
	6		PHYI	NT	W	1C	0x0	Clea	ar PHY I	nterrupt						
							rite of a	1 clears	the PHYI	INT inter	rupt rea	d from th	e MACF	RIS		
A write of a 1 c register.													•			
	5		MDI	лт	W	10	0x0	Clea	ar MII Tr	ansactio	n Compl	oto				
	5		WDII	N I	~ ~	10	0.00									
								AW	rite of a 1	i clears ti	NE MDIN'	r interrup	ot read fi	rom the N	IACRIS	register.
	4		RXE	R	W	1C	0x0	Clea	ar Recei	ve Error						
								Aw	rite of a	1 clears t	the RXER	interrup	t read fr	om the N	IACRIS	register.
	2		FO		W	10	0.40	Clar		Overrun						
	3		FU	V	vv		0x0									
								Aw	rite of a	1 clears	the FOV	interrupt	read fro	om the M	ACRIS r	egister.
	2		TXE	ΛP	W	1C	0x0	Clea	ar Trans	mit FIFO	Empty					
								Aw	rite of a 1	l clears th	he txemi	p interrup	ot read fi	om the N	ACRIS	register.
					10/	10	00		–							
	1		TXE	ĸ	W	10	0x0			mit Error						
													ot read f	rom the N	MACRIS	register
								anu	103013 1	he TX FI		pointer.				
	0		RXIN	١T	W	1C	0x0	Clea	ar Packe	t Receiv	ed					
								Aw	rite of a 1	l clears th	he RXIN	r interrup	ot read fi	rom the N	ACRIS	register.

Register 3: Ethernet MAC Interrupt Mask (MACIM), offset 0x004

This register allows software to enable/disable Ethernet MAC interrupts. Writing a 0 disables the interrupt, while writing a 1 enables it.

Ethernet MAC Interrupt Mask (MACIM)

Base 0x4004.8000 Offset 0x004 Type R/W, reset 0x0000.007F

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[10	14	10	12	reserved	10	· · ·		,		MDINTM	RXERM	FOVM	ТХЕМРМ	TXERM	RXINTM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1
					-			-								
B	Bit/Field		Nam	ne	Тур	De	Reset	Des	cription							
	31:7		reserv	ved	R	C	0x0			ould not r						
									• •	with futu	•				ed bit si	nould be
	0			1784	R/	A./	4									
	6		PHYIN		R/\	/v	1		k PHY li							
									bit mas erted.	ks the PH	IYINT DI	t in the N	ACRIS	register	from be	ing
	_										• •					
	5		MDIN	IM	R/\	N	1			ansactior						
									bit mas erted.	ks the MI	DINT bit	in the M	ACRIS	register fi	om beir	ng
										_						
	4		RXEF	RΜ	R٨	N	1		k Receiv							
								This	bit masl	(s the RX	ER bit in 1	the MAC	RIS reg	ister from	i being a	sserted.
	3		FOV	M	R/\	N	1	Mas	k FIFO (Overrrun						
								This	bit mas	ks the FO	v bit in t	he MACI	RIS regi	ster from	being a	sserted.
	2		TXEM	PM	R/\	N	1	Mas	k Transı	nit FIFO	Empty					
										ks the TX		in the M		register fi	om beir	ng
									erted.					U		0
	1		TXEF	RM	R۸	N	1	Mas	k Transı	nit Error						
								This	bit masl	ks the TX	ER bit in 1	the MAC	RIS reg	ister from	i being a	sserted.
	0		RXIN [.]	тм	R/\	٨/	1			t Receive			-		2	
	0			1 111	Г\/\		I					in the M		ogistor f	om hoir	
									erted.	ks the RX	TWI. DI	III UIE IVI.	AURIS I	egister fi	on bell	iy

Register 4: Ethernet MAC Receive Control (MACRCTL), offset 0x008

This register enables software to configure the receive module and control the types of frames that are received from the physical medium. It is important to note that when the receive module is enabled, all valid frames with a broadcast address of FF-FF-FF-FF-FF-FF in the Destination Address field is received and stored in the RX FIFO, even if the AMUL bit is not set.

Туре	R/W, rese	et 0x0000	8000.0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1 1					rese	rved	r r		1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1 I			reserved				r r		RSTFIFO	BADCRC	PRMS	AMUL	RXEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0
В	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:5		reserv	ved	R	0	0x0	com	patibility	ould not r with futu cross a re	ire prodi	ucts, the	value of	a reserv		
	preserved across a read-modify-write operation. 4 RSTFIFO R/W 0x0 Clear Receive FIFO															
	4 RSTFIFO R/W 0x0 Clear Receive FIFO When set, clears the receive FIFO. This should be done wh initialization is performed.												e when s	oftware		
								the		ended th iated (RS'				•	<i>,</i> · ·	
	3		BADC	RC	R/	W	0x1	Ena	ble Reje	ct Bad C	RC					
									BADCRC	bit enab RC.	les the i	rejection	of frame	s with a	n incorre	ctly
	2		PRM	S	R/	W	0x0	Ena	ble Pron	niscuous	Mode					
										enables f the Des			-	n accepts	s all valid	frames,
	1		AMU	IL	R/	W	0x0	Ena	ble Multi	cast Frar	mes					
									AMUL bit lium.	enables	the rece	eption of r	multicast	frames f	rom the j	physical
	0		RXE	N	R/	W	0x0	Ena	ble Rece	eiver						
										t enables isabled a						,

Ethernet MAC Receive Control (MACRCTL)

Base 0x4004.8000 Offset 0x008 Type R/W, reset 0x0000.0008

Register 5: Ethernet MAC Transmit Control (MACTCTL), offset 0x00C

This register enables software to configure the transmit module, and control frames are placed onto the physical medium.

Ethernet MAC Transmit Control (MACTCTL)

Base 0x4004.8000 Offset 0x00C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved			1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•			reserved						DUPLEX	reserved	CRC	PADEN	TXEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
В	Bit/Field		0 0 0 0 0 0 0 13 12 11 10 9 8 7 reserved RO RO RO RO RO RO RO RO 0 0 0 Name Type Reset Description reserved RO 0x0 Software should compatibility wit preserved across DUPLEX R/W 0x0 Enable Duplex I When set, enab and reception. reserved RO 0x0 Software should compatibility wit preserved across CRC R/W 0x0 Enable Duplex I When set, enab and reception. When set, enab and reception. reserved RO 0x0 Software should compatibility wit preserved across CRC R/W 0x0 Enable CRC Ge When set, enab placement at the placeme													
	Type RO <											a reserv				
	0 0															
		DUPLEX R/W 0x0 Enable Duplex Mode When set, enables Duplex mode, allowing simultaneous tran and reception.											us transr	nission		
	3		reserv	ved	R	0	0x0	com	patibility	with futu	ure prod	ucts, the	value of	a reserv	•	
	2		CR	0	R/	W	0x0	Ena	ble CRC	Genera	tion					
								plac	ement at	the end	of the pa	acket. If th	nis bit is n	ot set, th	ne frames	s placed
	1		PADE	EN	R/	W	0x0	Ena	ble Pack	et Paddi	ing					
									en set, e minimun			natic pad	ding of p	ackets t	hat do no	ot meet
	0		TXE	N	R/	W	0x0	Ena	ble Tran	smitter						
									en set, e ibled.	nables th	ne transi	mitter. WI	hen this I	oit is 0, t	he transi	mitter is

Register 6: Ethernet MAC Data (MACDATA), offset 0x010

This register enables software to access the TX and RX FIFOs.

Reads from this register return the data stored in the RX FIFO from the location indicated by the read pointer.

Writes to this register store the data in the TX FIFO at the location indicated by the write pointer. The write pointer is then auto-incremented to the next TX FIFO location.

There is no mechanism for randomly accessing bytes in either the RX or TX FIFOs. Data must be read from the RX FIFO sequentially and stored in a buffer for further processing. Once a read has been performed, the data in the FIFO cannot be re-read. Data must be written to the TX FIFO sequentially. If an error is made in placing the frame into the TX FIFO, the write pointer can be reset to the start of the TX FIFO by writing the TXER bit of the **MACIACK** register and then the data re-written.

Read-Only Register

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	I	1		ſ	1 1	RXD	DATA		r	1		1	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	I			г т	RXD) DATA			I	I	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:0		RXDA	ATA	R	0	0x0	Rec	eive FIF	O Data						
								The FIF(rxdata) .	bits rep	resent th	ne next fo	our bytes	s of data	stored ir	the RX

Write-Only Register

Ethernet MAC Data (MACDATA)

Base 0x4004.8000 Offset 0x010 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	I	1		1	TXD) ATA	ſ	I			r	I	1
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	 wo 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1				TXD	ATA	I	I			1	I	1
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0								

Bit/Field	Name	Туре	Reset	Description
31:0	TXDATA	WO	0x0	Transmit FIFO Data
				The $\ensuremath{\mathtt{TXDATA}}$ bits represent the next four bytes of data to place in the TX FIFO for transmission.

Register 7: Ethernet MAC Individual Address 0 (MACIA0), offset 0x014

This register enables software to program the first four bytes of the hardware MAC address of the Network Interface Card (NIC). (The last two bytes are in **MACIA1**). The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

Offse	0x4004.8 t 0x014 R/W, res		0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	MAC	OCT4	1	I I					MAC	ОСТЗ	[I	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	MAC	OCT2	r	1 1			1		MAC	OCT1		I	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:24		MACO	CT4	R/	W	0x0	MAG	C Addres	s Octet	4					
									MACOCT		•			f the MA	C addre	ss used
	23:16		MACO	CT3	R/	W	0x0	MAG	C Addres	s Octet	3					
									MACOCT		•			the MAC	c addres	s used
	15:8		MACO	CT2	R/	W	0x0	MAG	C Addres	s Octet	2					
									MACOCT					of the MA	AC addre	ss used
	7:0		MACO	CT1	R/	W	0x0	MAG	C Addres	s Octet	1					
									MACOCT Uely ide					he MAC	address	used to

Ethernet MAC Individual Address 0 (MACIA0)

Base 0x4004.8000

Register 8: Ethernet MAC Individual Address 1 (MACIA1), offset 0x018

This register enables software to program the last two bytes of the hardware MAC address of the Network Interface Card (NIC). (The first four bytes are in **MACIA0**). The 6-byte IAR is compared against the incoming Destination Address fields to determine whether the frame should be received.

Ethernet MAC Individual Address 1 (MACIA1)

Base 0x4004.8000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	i i			1 1	rese	rved	1	i	1 1		r	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	I RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	MACO	DCT6		· · ·			I	I	MAC	DCT5	I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv	•	vide hould be
	15:8		MACO	CT6	R/	W	0x0	MAG	C Addres	s Octet	6					
											•	the sixth ernet Cor		the MA	C addres	ss used
	7:0		MACO	CT5	R/	W	0x0	MAG	C Addres	s Octet	5					
											•	the fifth onet Control		he MAC	address	s used to

Register 9: Ethernet MAC Threshold (MACTHR), offset 0x01C

This register enables software to set the threshold level at which the transmission of the frame begins. If the THRESH bits are set to 0x3F, which is the reset value, transmission does not start until the NEWTX bit is set in the **MACTR** register. This effectively disables the early transmission feature.


Writing the THRESH bits to any value besides all 1s enables the early transmission feature. Once the byte count of data in the TX FIFO reaches this level, transmission of the frame begins. When THRESH is set to all 0s, transmission of the frame begins after 4 bytes (a single write) are stored in the TX FIFO. Each increment of the THRESH bit field waits for an additional 32 bytes of data (eight writes) to be stored in the TX FIFO. Therefore, a value of 0x01 would wait for 36 bytes of data to be written while a value of 0x02 would wait for 68 bytes to be written. In general, early transmission starts when:

```
Number of Bytes >= 4 (THRESH x 8 + 1)
```

Reaching the threshold level has the same effect as setting the NEWTX bit in the **MACTR** register. Transmission of the frame begins and then the number of bytes indicated by the Data Length field is sent out on the physical medium. Because under-run checking is not performed, it is possible that the tail pointer may reach and pass the write pointer in the TX FIFO. This causes indeterminate values to be written to the physical medium rather than the end of the frame. Therefore, sufficient bus bandwidth for writing to the TX FIFO must be guaranteed by the software.

If a frame smaller than the threshold level needs to be sent, the NEWTX bit in the **MACTR** register must be set with an explicit write. This initiates the transmission of the frame even though the threshold limit has not been reached.

If the threshold level is set too small, it is possible for the transmitter to underrun. If this occurs, the transmit frame is aborted, and a transmit error occurs.



Ethernet MAC Threshold (MACTHR)

Base 0x4004.8000 Offset 0x020

Register 10: Ethernet MAC Management Control (MACMCTL), offset 0x020

This register enables software to control the transfer of data to and from the MII Management registers in the Ethernet PHY. The address, name, type, reset configuration, and functional description of each of these registers can be found in Table 13-2 on page 323 and in "MII Management Register Descriptions" on page 341.

In order to initiate a *read* transaction from the MII Management registers, the WRITE bit must be written with a 0 during the same cycle that the START bit is written with a 1.

In order to initiate a *write* transaction to the MII Management registers, the WRITE bit must be written with a 1 during the same cycle that the START bit is written with a 1.

	R/W, rese	et 0x000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'		1					rese	erved		1				l	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		1	rese	rved						REGADR			reserved	WRITE	START
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0
10000	°,	0	Ū	Ū	0	Ū	Ũ	Ū	Ū	Ū	Ū	°,	Ū	Ū	Ū	°,
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x0	com	patibility	with fut		ucts, the	value of	erved bit f a reserv on.	•	
	7:3		REGA	DR	R/	N	0x0	MII	Register	Address	5					
											represe agement			igement i ction.	register	address
	2		reserv	ved	R	C	0x0	com	patibility	with fut	•	ucts, the	value of	erved bit f a reserv on.	•	
	1		WRI	TE	R/	N	0x0	MII	Register	Transac	ction Type	е				
								inte		nsaction	. If writ			e next MII operatio	-	
	0		STAF	RT	R/	N	0x0	MII	Register	Transac	tion Ena	ble				
								inte	rface trai	nsaction	. When a	1 is wri	tten to th	next MII his bit, the en (wRIT	e MII reg	

Ethernet MAC Management Control (MACMCTL)

Register 11: Ethernet MAC Management Divider (MACMDV), offset 0x024

This register enables software to set the clock divider for the Management Data Clock (MDC). This clock is used to synchronize read and write transactions between the system and the MII Management registers. The frequency of the MDC clock can be calculated from the following formula:

 $F_{mdc} = F_{ipclk} / (2 * (MACMDVR + 1))$

The clock divider must be written with a value that ensures that the MDC clock does not exceed a frequency of 2.5 MHz.

	t 0x024 R/W, res	et 0x0000	0.0080													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1		r	г г	rese	erved	I		1			1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					I		D	IV		1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x0	com	ware sho patibility served a	with futu	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		DI	/	R/	W	0x80	Cloc	ck Divide	٢						
									DIV bits							

Ethernet MAC Management Divider (MACMDV)

Base 0x4004.8000

Register 12: Ethernet MAC Management Transmit Data (MACMTXD), offset 0x02C

This register holds the next value to be written to the MII Management registers.

Ethernet MAC Management Transmit Data (MACMTXD)

Base 0x4004.8000 Offset 0x02C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1				rese	erved	1	1			1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ĺ		T	T	1	r 1 I		т т	M		1	1			T	1	T
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E			Nam	ne	Ту	ре	Reset	Des	cription							
	Bit/Field 31:16			ved	R	C	0x0	con	npatibility	with fut	ure prod	he value ucts, the dify-write	value of	f a reserv	•	
	15:0		MD1	ГХ	R/	W	0x0	MII	Register	Transm	it Data					
								The	MDTX b i	ts repres	sent the	data that	will be v	written ir	the nex	t MII

management transaction.

July 25, 2008

Register 13: Ethernet MAC Management Receive Data (MACMRXD), offset 0x030

This register holds the last value read from the MII Management registers.

Ethernet MAC Management Receive Data (MACMRXD)

Base 0x4004.8000 Offset 0x030 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1		1		rese	erved	1	1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1		r	r r	ME	I DRX	1	1	1		1	1	r
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0	com	npatibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
	15:0 MDRX					W	0x0	MII	Register	Receive	e Data					
									MDRX bi	•		data that	was rea	ad in the	previou	3 MII

Register 14: Ethernet MAC Number of Packets (MACNP), offset 0x034

This register holds the number of frames that are currently in the RX FIFO. When NPR is 0, there are no frames in the RX FIFO and the RXINT bit is not set. When NPR is any other value, there is at least one frame in the RX FIFO and the RXINT bit in the **MACRIS** register is set.

Ethernet MAC Number of Packets (MACNP)

Base 0x4004.8000 Offset 0x034 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1	· · · ·		ı ı	rese	rved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	rese	rved	і I		1			1	N	I PR	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Туј	ре	Reset	Des	cription							
	31:6		reser	ved	R	C	0x0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	5:0		NP	R	R	С	0x0	Nun	nber of F	ackets i	n Receiv	/e FIFO				
								The	NPR bits	represe	ent the n	umber of	packets	stored i	n the R)	K FIFO.

The NPR bits represent the number of packets stored in the RX FIFO. While the NPR field is greater than 0, the RXINT interrupt in the **MACRIS** register is asserted.

Register 15: Ethernet MAC Transmission Request (MACTR), offset 0x038

This register enables software to initiate the transmission of the frame currently located in the TX FIFO to the physical medium. Once the frame has been transmitted to the medium from the TX FIFO or a transmission error has been encountered, the NEWTX bit is auto-cleared by the hardware.

Offse	0x4004.8 t 0x038 R/W, rese		0.0000		, ,	,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	1	I	1 1	rese			r	1	1			ſ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I		1	•	1 1	1		reserved				•				NEWTX
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field Name Type Reset						Des	cription								
	31:1		reser	ved	R	0	0x0	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	vide hould be
	0		NEW	TX	R/	W	0x0	New	/ Transm	ission						
								pacl tran	en set, th ket has b smission e the MA	een pla has bee	ced in th en comp	e TX FIF leted. If e	O. This learly trar	bit is clea Ismissio	ared on n is beir	ce the

Ethernet MAC Transmission Request (MACTR)

13.6 MII Management Register Descriptions

The *IEEE 802.3 standard* specifies a register set for controlling and gathering status from the PHY. The registers are collectively known as the MII Management registers. All addresses given are absolute. Addresses not listed are reserved. Also see "Ethernet MAC Register Descriptions" on page 324.

Register 16: Ethernet PHY Management Register 0 – Control (MR0), address 0x00

This register enables software to configure the operation of the PHY. The default settings of these registers are designed to initialize the PHY to a normal operational mode without configuration.

Ethernet PHY Management Register 0 – Control (MR0)

Base 0x4004.8000 Address 0x00 Type R/W, reset 0x3100 15 14 13

	,															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RESET				PWRDN	ISO	RANEG	DUPLEX	COLT				reserved			
Type Reset	R/W 0	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	15		RES	ET	R/	W	0	Res	et Regis	ters						
								inter	nal state		ies. Onc		r default set opera			
	14		LOOF	РВК	R/	W	0	Loop	oback M	ode						
								is is	olated fr	om the p	hysical i	medium	e of opera and trans of the me	smissior		,
	13		SPEE	DSL	R/	W	1	Spe	ed Seleo	ct						
								Valu	ue Desc	ription						
								1	Enat	oles the f	100 Mb/s	s mode o	of operati	on (100	BASE-TX	X).
								0	Enat	oles the ?	10 Mb/s	mode of	operatio	n (10BA	SE-T).	
	12		ANEC	GEN	R/	W	1	Auto	-Negotia	ation Ena	able					
								Whe	en set, e	nables th	ne Auto-	Negotiat	ion proce	ess.		
	11		PWR	DN	R/	W	0	Pow	er Dowr	ı						
								Whe	en set, p	laces the	e PHY in	ito a low-	-power co	onsumin	ig state.	
	10		ISC	С	R/	W	0	Isola	ate							
										olates tra these bu		and recei	ve data p	oaths an	ıd ignore	s all
	9		RAN	EG	R/	W	0	Rest	tart Auto	-Negotia	ation					
										estarts th bit is cle		-	on proce re.	ess. Onc	e the res	tart has
	8		DUPI	LEX	R/	W	1	Set	Duplex I	Mode						
								Valu	ue Desc	cription						
								1	set b		re in a n	nanual c	e of oper onfigurat			
								0		•			e of oper	ation		

Enables the Half-Duplex mode of operation. 0

Bit/Field	Name	Туре	Reset	Description
7	COLT	R/W	0	Collision Test
				When set, enables the Collision Test mode of operation. The COLT bit asserts after the initiation of a transmission and de-asserts once the transmission is halted.
6:0	reserved	R/W	0x00	Write as 0, ignore on read.

Register 17: Ethernet PHY Management Register 1 – Status (MR1), address 0x01

This register enables software to determine the capabilities of the PHY and perform its initialization and operation appropriately.

Ethernet PHY Management Register 1 – Status (MR1)

Base 0x4004.8000 Address 0x01 Type RO, reset 0x7849

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	100X_F	100X_H	10T_F	10T_H		reser	ved		MFPS	ANEGC	RFAULT	ANEGA	LINK	JAB	EXTD
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RC 0	RO 1	RO 0	RC 0	RO 1
E	Bit/Field		Nam	e	Тур	be	Reset	Des	cription							
	15		reserv	ved	R	C	0	com	npatibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv		
	14		100X	_F	R	C	1	100	BASE-T	X Full-Dι	uplex Mc	de				
									en set, in -Duplex	dicates ti mode.	hat the P	'HY is ca	pable of	supporti	ng 100B	ASE-TX
	13		100X	_н	R	C	1	100	BASE-T	X Half-D	uplex Mo	ode				
									en set, in f-Duplex	dicates ti mode.	hat the P	'HY is ca	pable of	supporti	ng 100B	ASE-TX
	12		10T_	F	R	C	1	10B	ASE-T F	- ull-Duple	ex Mode					
								Whe		idicates t	that the I	PHY is c	apable o	f 10BAS	E-T Full	-Duplex
	11		10T_	Н	R	C	1	10B	ASE-T H	lalf-Dupl	ex Mode	9				
									en set, ir f-Duplex	ndicates t mode.	that the I	PHY is c	apable o	f suppor	ting 10B	ASE-T
	10:7		reserv	ved	R	C	0	com	npatibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv		
	6		MFP	S	R	C	1	Mar	nagemer	nt Frames	s with Pr	eamble	Suppres	sed		
										ndicates t anageme		-			•	of
	5		ANEC	ЭC	R	C	0	Auto	o-Negoti	ation Cor	mplete					
								com	pleted a	ndicates t and that that that the tight of the test of tes	he exten	ded regi	-	•		en
	4		RFAU	ILT	R	C	0	Ren	note Fau	ılt						
										ndicates t ains set u						

LM3S6110 Microcontroller

Bit/Field	Name	Туре	Reset	Description
3	ANEGA	RO	1	Auto-Negotiation When set, indicates that the PHY has the ability to perform Auto-Negotiation.
2	LINK	RO	0	Link Made When set, indicates that a valid link has been established by the PHY.
1	JAB	RC	0	Jabber Condition When set, indicates that a jabber condition has been detected by the PHY. This bit remains set until it is read, even if the jabber condition no longer exists.
0	EXTD	RO	1	Extended Capabilities When set, indicates that the PHY provides an extended set of capabilities

that can be accessed through the extended register set.

Register 18: Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2), address 0x02

This register, along with **MR3**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 2 – PHY Identifier 1 (MR2)


Base 0x4004.8000 Address 0x02 Type RO, reset 0x000E 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 OUI[21:6] RO Туре 0 0 0 0 0 0 0 0 0 Reset 0 0 0 1 0 1 1 **Bit/Field** Name Туре Reset Description 15:0 OUI[21:6] RO 0x000E Organizationally Unique Identifier[21:6] This field, along with the OUI[5:0] field in MR3, makes up the Organizationally Unique Identifier indicating the PHY manufacturer.

Register 19: Ethernet PHY Management Register 3 – PHY Identifier 2 (MR3), address 0x03

This register, along with **MR2**, provides a 32-bit value indicating the manufacturer, model, and revision information.

Ethernet PHY Management Register 3 - PHY Identifier 2 (MR3)

Base 0x4004.8000 Address 0x03 Type RO, reset 0x7237



Register 20: Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4), address 0x04

This register provides the advertised abilities of the PHY used during Auto-Negotiation. Bits 8:5 represent the Technology Ability Field bits. This field can be overwritten by software to Auto-Negotiate to an alternate common technology. Writing to this register has no effect until Auto-Negotiation is re-initiated.

Ethernet PHY Management Register 4 – Auto-Negotiation Advertisement (MR4) Base 0x4004.8000 Address 0x04 Type R/W, reset 0x01E1

.)pc	,	01 0/10 12 1														
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NP	reserved	RF		rese	rved	1	A3	A2	A1	A0		1	S[4:0]		
Type Reset	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W	R/W 1	R/W 1	RO 0	RO 0	RO 0	RO 0	RO 1
	-	-	-	-	-	-	-					-	-	-	-	
E	Bit/Field		Nan	ne	Ty	ре	Reset	Des	cription							
	15		NF	þ	R	0	0	Nex	t Page							
												-		ext Page ′'s capab		ges to
	14		reser	ved	R	0	0							erved bit f a reserv	•	
										cross a r						
	13		RF	=	R/	W	0	Ren	note Fau	lt						
										idicates f icountere		k partne	r that a F	Remote F	ault cor	ndition
	12:9		reser	ved	R	0	0				-			erved bit f a reserv		
									•	cross a r	•					
	8		A3	3	R/	W	1	Tecl	hnology	Ability Fi	eld[3]					
								sign this	aling pro bit can b	tocol. If s	software n to 0 an	wants to d Auto-N	ensure t	e 100Bas hat this n on re-init	node is r	not used,
	7		A2	2	R/	W	1	Tecl	hnology	Ability Fi	eld[2]					
								sign	aling pro	tocol. If s	oftware	wants to	ensure t	e 100Bas hat this n on re-init	node is r	•
	6		A 1		R/	W	1	Tecl	hnology	Ability Fi	eld[1]					
								sign	naling pro	tocol. If s	oftware	wants to	ensure t	e 10Base hat this n on re-init	node is r	•
	5		AC)	R/	W	1	Tecl	hnology	Ability Fi	eld[0]					
													•	e 10Base hat this n		•

July 25, 2008

this bit can be written to 0 and Auto-Negotiation re-initiated.

Bit/Field	Name	Туре	Reset	Description
4:0	S[4:0]	RO	0x01	Selector Field
				The $S[4:0]$ field encodes 32 possible messages for communicating between PHYs. This field is hard-coded to 0x01, indicating that the Stellaris [®] PHY is <i>IEEE 802.3</i> compliant.

Register 21: Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5), address 0x05

This register provides the advertised abilities of the link partner's PHY that are received and stored during Auto-Negotiation.

Ethernet PHY Management Register 5 – Auto-Negotiation Link Partner Base Page Ability (MR5)

Base 0x4004.8000 Address 0x05 Type RO, reset 0x0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NP	ACK	RF			1	A[7	':0]	1	1	1			S[4:0]		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	15		NF	0	R	0	0	Nex	t Page							
								excl				ink partn letailed ir				ext page
	14		AC	к	R	0	0	Ack	nowledg	е						
			RF									device ha during Ai		-	eceived	the link
	13		RF	:	R	0	0	Ren	note Fau	ılt						
									d as a s rmation.	tandard 1	transpor	t mechan	ism for t	transmitt	ing simp	ole fault
	12:5		A[7:	0]	R	0	0x00	Tech	nnology	Ability Fi	ield					
										field en See the		idividual f gister.	technolo	ogies tha	t are sup	oported
	4:0		S[4:	0]	R	0	0x00	Sele	ector Fie	ld						
									s[4:0] veen PH		codes p	ossible m	iessage	s for con	nmunica	ting
								Valu	ue	Descrip	tion					
								0x0	0	Reserve	ed					
								0x0	1	IEEE St	td 802.3					
								0x0	2	IEEE St	td 802.9	ISLAN-1	6T			
								0x0	3	IEEE St	td 802.5					
								0x0		IEEE St						
								0x0	5–0x1F	Reserve	ed					

Register 22: Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6), address 0x06

This register enables software to determine the Auto-Negotiation and Next Page capabilities of the PHY and the link partner after Auto-Negotiation.

Ethernet PHY Management Register 6 – Auto-Negotiation Expansion (MR6)

Base 0x4004.8000 Address 0x06 Type RO, reset 0x0000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	ľ				r I	reserved				1	1	PDF	LPNPA	reserved	PRX	LPANEGA				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RC	RO	RO	RC	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
B	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription											
	15:5		reserv	hou	R	h	0x000	Soft	Software should not roly on the value of a reserved hit. To provide											
	15.5		16361	veu		5	0,000		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be											
												dify-write								
				-		~		-												
	4		PDI	F	R	ز ز	0	Para	Parallel Detection Fault											
														ology has	s been	detected				
								at lir	nk up. Th	his bit is	cleared	when rea	ad.							
	3		LPN	PA	R	C	0	Link	Partner	is Next	Page Ab	le								
								W/he	n set in	dicates	that the l	link nartr	nor is No	vt Page /	۱hla					
								VVIIC	When set, indicates that the link partner is Next Page						NOIC.					
	2		reserv	ved	R	C	0x000		Software should not rely on the value of a reserved bit											
											•	ucts, the dify-write		f a reserv	ed bit s	hould be				
								prea		51055 a i	cau-mo	uny-wine	operation	511.						
	1		PR	Х	R	С	0	New Page Received												
								Whe	en set, in	dicates	that a Ne	ew Page	has bee	en receive	ed from	the link				
								•			the app	ropriate	location.	This bit r	emains	set until				
								the i	register i	s read.										
	0		LPANE	EGA	R	C	0	Link	Partner	is Auto-	Negotiat	ion Able								
								When set, indicates that the Link partner is Auto-Negotiation Able.												

Register 23: Ethernet PHY Management Register 16 – Vendor-Specific (MR16), address 0x10

This register enables software to configure the operation of vendor-specific modes of the PHY.

Ethernet PHY Management Register 16 – Vendor-Specific (MR16)

Base 0x4004.8000 Address 0x10 Type R/W, reset 0x0140

.ypc	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	RPTR	INPOL	reserved	ТХНІМ	SQEI	NL10			rved	1	APOL	RVSPOL	rese		PCSBP	RXCC				
Туре	R/W	R/W	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	RO	RO	R/W	R/W				
Reset	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0				
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription											
	15		RPT	R	R/	W	0	Rep	Repeater Mode											
		When set, enables the repeater mode of a full-duplex is not allowed and the Carrier to receive activity. If the PHY is configured test function is disabled.												se signa	l only res	ponds				
	14		INPO	DL	R/	W	0	Inte	rrupt Po	larity										
								Val	ue Des	cription										
								1	Sets	the pola	rity of th	e PHY inf	terrupt to	o be act	ive High.					
								0	Sets	o active	Low.									
							Important: Because the Media Access Control Low interrupts from the PHY, this bi written with a 0 to ensure proper op													
	13		reserv	ved	R	0	0	com	patibilit	y with fut	ure prod		value of	eserved bit. To provide of a reserved bit should be tion.						
	12		ТХН	IM	R/	W	0	Trar	nsmit Hi	gh Imped	ance M	ode								
								the '	TXOP ar	nd TXON ti	ransmitte	nitter High er pins are nain fully	e put into	o a high						
	11		SQE	ΞI	R/	W	0	SQE	E Inhibit	Testing										
								Whe	en set, p	orohibits ?	10Base-	T SQE te	sting.							
									-		• •	erformed ne transm		•		n pulse				
	10		NL1	0	R/	W	0	Nati	ural Loo	pback M	ode									
								the	transmi	ssion data	a receive	se-T Natu ed by the ase-T mod	PHY to	be loop						
	9:6		reserv	ved	R	0	0x05	com	patibilit	y with fut	ure prod	he value ucts, the dify-write	value of	a reser						

LM3S6110 Microcontroller

Bit/Field	Name	Туре	Reset	Description
5	APOL	R/W	0	Auto-Polarity Disable
				When set, disables the PHY's auto-polarity function.
				If this bit is 0, the PHY automatically inverts the received signal due to a wrong polarity connection during Auto-Negotiation if the PHY is in 10Base-T mode.
4	RVSPOL	R/W	0	Receive Data Polarity
				This bit indicates whether the receive data pulses are being inverted.
				If the APOL bit is 0, then the RVSPOL bit is read-only and indicates whether the auto-polarity circuitry is reversing the polarity. In this case, a 1 in the RVSPOL bit indicates that the receive data is inverted while a 0 indicates that the receive data is not inverted.
				If the APOL bit is 1, then the RVSPOL bit is writable and software can force the receive data to be inverted. Setting RVSPOL to 1 forces the receive data to be inverted while a 0 does not invert the receive data.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PCSBP	R/W	0	PCS Bypass
				When set, enables the bypass of the PCS and scrambling/descrambling functions in 100Base-TX mode. This mode is only valid when Auto-Negotiation is disabled and 100Base-T mode is enabled.
0	RXCC	R/W	0	Receive Clock Control
				When set, enables the Receive Clock Control power saving mode if the PHY is configured in 100Base-TX mode. This mode shuts down the receive clock when no data is being received from the physical medium to save power. This mode should not be used when PCSBP is enabled and is automatically disabled when the LOOPBK bit in the MR0 register

is set.

Register 24: Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17), address 0x11

This register provides the means for controlling and observing the events, which trigger a PHY interrupt in the **MACRIS** register. This register can also be used in a polling mode via the MII Serial Interface as a means to observe key events within the PHY via one register address. Bits 0 through 7 are status bits, which are each set to logic 1 based on an event. These bits are cleared after the register is read. Bits 8 through 15 of this register, when set to logic 1, enable their corresponding bit in the lower byte to signal a PHY interrupt in the **MACRIS** register.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	JABBER_IE	RXER_IE	PRX_IE	PDF_IE	LPACK_IE	LSCHG_IE	RFAULT_IE	ANEGCOMP_E	JABBER_INT	RXER_INT	PRX_INT	PDF_INT	LPACK_INT	LSCHG_INT	RFAULT_INT	ANEGCOM
e et	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RC 0	RC 0	RC 0	RC 0	RC 0	RC 0	RC 0	RC 0
в	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	15		JABBE	R_IE	R/	W	0	Jab	ber Interi	rupt Ena	ble					
									en set, er he PHY.	ables sy	stem inte	errupts w	hen a Ja	bber con	dition is c	detect
	14		RXER	_IE	R/	W	0	Rec	eive Erro	or Interru	ipt Enabl	le				
									en set, ei he PHY.	nables s	ystem in	terrupts	when a	receive e	error is de	etecte
	13		PRX_	_IE	R/	W	0	Pag	e Receiv	ed Inter	rupt Ena	ble				
-									en set, ei PHY.	nables s	ystem in	terrupts	when a	new pag	e is rece	ived
	12		PDF_	_IE	R/	W	0	Para	allel Dete	ection Fa	ult Interr	rupt Ena	ble			
			_						When set, enables system interrupts when a Parallel D detected by the PHY.						Detection	Faul
	11		LPACK	K_IE	R/	W	0	LP /	LP Acknowledge Interrupt Enable							
											s system interrupts when FLP bursts are rece bit during Auto-Negotiation.					
	10		LSCHO	3_IE	R/	W	0	Link	Status (Change I	Interrupt	Enable				
									en set, ei n OK to F		ystem in	terrupts	when th	e Link St	atus cha	nges
	9		RFAUL	T_IE	R/	W	0	Ren	note Fau	It Interru	pt Enabl	е				
									en set, er aled by f	-		terrupts	when a l	Remote F	ault con	ditior
	8	А	NEGCO	MP_IE	R/	W	0	Auto	o-Negotia	ation Cor	mplete Ir	nterrupt	Enable			
									en set, ei uence ha					e Auto-N	egotiatio	n

Ethernet PHY Management Register 17 – Interrupt Control/Status (MR17)

LM3S6110 Microcontroller

Bit/Field	Name	Туре	Reset	Description
7	JABBER_INT	RC	0	Jabber Event Interrupt
				When set, indicates that a Jabber event has been detected by the 10Base-T circuitry.
6	RXER_INT	RC	0	Receive Error Interrupt
				When set, indicates that a receive error has been detected by the PHY.
5	PRX_INT	RC	0	Page Receive Interrupt
				When set, indicates that a new page has been received from the link partner during Auto-Negotiation.
4	PDF_INT	RC	0	Parallel Detection Fault Interrupt
				When set, indicates that a Parallel Detection Fault has been detected by the PHY during the Auto-Negotiation process.
3	LPACK_INT	RC	0	LP Acknowledge Interrupt
				When set, indicates that an FLP burst has been received with the Acknowledge bit set during Auto-Negotiation.
2	LSCHG_INT	RC	0	Link Status Change Interrupt
				When set, indicates that the link status has changed from OK to FAIL.
1	RFAULT_INT	RC	0	Remote Fault Interrupt
				When set, indicates that a Remote Fault condition has been signaled by the link partner.
0	ANEGCOMP_INT	RC	0	Auto-Negotiation Complete Interrupt
				When set, indicates that the Auto-Negotiation sequence has completed successfully.

Register 25: Ethernet PHY Management Register 18 – Diagnostic (MR18), address 0x12

This register enables software to diagnose the results of the previous Auto-Negotiation.

Ethernet PHY Management Register 18 – Diagnostic (MR18)

Base 0x4004.8000 Address 0x12 Type RO, reset 0x0000

Type	110, 1650															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		ANEGF	DPLX	RATE	RXSD	RX_LOCK				reser	ved		1	r
Туре	RO	RO	RO	RC	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Desc	cription							
	15:13		reserv	ved	R	0	0	com	oatibility	with futu	ire produ	ne value ucts, the lify-write	value of	a reserv	•	
	12		ANE	GF	R	с	0	Auto	-Negotia	ation Fail	ure					
									•							
												ommon t ed. This I				
	11		DPL	х	R	0	0	Dup	ex Mode	9						
								•				Dualari				
								deno	minator	found d	uring the	Duplex w Auto-Ne common	gotiatio	n proces	ss. Other	wise,
	10		RAT	E	R	0	0	Rate								
								deno	minator	found d	uring the	Base-TX Auto-Ne common o	egotiatio	n proces	ss. Other	
	9		RXS	D	R	0	0	Rece	eive Det	ection						
								100E	Base-TX			ive signa nchester				•
	8		RX_LC	оск	R	0	0	Rece	eive PLL	Lock						
			_					Whe	n set, in	dicates t		Receive F of operat				
	7:0		reser	ved	R	0	00	com	oatibility	with futu	ire produ	ne value ucts, the lify-write	value of	a reserv	•	

Register 26: Ethernet PHY Management Register 19 – Transceiver Control (MR19), address 0x13

This register enables software to set the gain of the transmit output to compensate for transformer loss.

Ethernet PHY Management Register 19 – Transceiver Control (MR19)

Base 0x4004.8000 Address 0x13 Type R/W, reset 0x4000

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	TXO[1:0]	Î		i i		1 1	1	rese	rved					1				
Туре	R/W	R/W	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
E	Bit/Field		Nam	е	Тур	е	Reset	Description											
	15:14		TXO[1	:0]	R/V	V	1												
										0] field sformer			output a	Implitud	e to acco	ount for			
								Valu	e Desc	ription									
								0x0	Gain	set for 0	.0dB of	insertion	loss						
								0x1 Gain set for 0.4dB of insertion loss											
								0x2	Gain	set for 0	.8dB of	insertion	loss						
								0x3	Gain	set for 1	loss								
	13:0		reserv	ed	RC)	0x0	com	oatibility	with futu	ure prod		value of	a reser	t. To prov ved bit sh				

Register 27: Ethernet PHY Management Register 23 – LED Configuration (MR23), address 0x17

This register enables software to select the source that causes the LEDs to toggle.

Ethernet PHY Management Register 23 – LED Configuration (MR23)

Base Addre	0x4004.8 ess 0x17 R/W, rese	000	-				Configur									
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'		'	rese	rved					LED	1[3:0]	1		LED	0[3:0]	1
Гуре eset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	15:8		reser	ved	R	0	0x0	com	patibility	with fut	ure prod		value of	erved bit a reserv on.		
	7:4		LED1[[3:0]	R/	W	1	LED	1 Sourc	e						
								The	LED1 fi	eld selec	ts the sc	ource tha	t toggles	the LED	1 signal	l.
								Valu	ue Deso	cription						
								0x0								
								0x1	RX o	or TX Act	tivity (De	fault LE	D1)			
								0x2	Rese	erved						
								0x3	Rese	erved						
								0x4	Rese	erved						
								0x5	100E	BASE-TX	(mode					
								0x6	10B/	ASE-T m	ode					
								0x7	Full-	Duplex						
								0x8	Link	OK & Bl	ink=RX (or TX Ac	tivity			
	3:0		LED0[[3:0]	R/	W	0	LED	0 Sourc	e						
								The	LEDO fi	eld selec	ts the sc	ource tha	t toggles	the LED	0 signal	
								Valu	ue Deso	cription						
								0x0	Link	OK (Def	ault LED	0)				
								0x1	RX o	or TX Act	tivity					
								0x2		erved						
								0x3	Rese	erved						
								0x4		erved						
								0x5		BASE-TX						
								0x6		ASE-T m	iode					
								0x7		Duplex						
								0x8	Link	OK & BI	ink=RX o	or TX Ac	tivity			

Register 28: Ethernet PHY Management Register 24 – MDI/MDIX Control (MR24), address 0x18

This register enables software to control the behavior of the MDI/MDIX mux and its switching capabilities.

Ethernet PHY Management Register 24 – MDI/MDIX Control (MR24)

Base 0x4004.8000 Address 0x18 Type R/W, reset 0x00C0

_			12	11	10	9	8	7	6	5	4	3	2	1	0				
				rese	rved				PD_MODE	AUTO_SW	MDIX	MDIX_CM		MDI	K_SD	'			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0			
B	8it/Field		Nam	e	Туј	ре	Reset	Description											
	15:8		reserv	ved	R	C	0x0	con	npatibility	with futu	re prod	the value ucts, the dify-write	value of	a reserv	•				
	7		PD_MC	DDE	R/	W	0	Parallel Detection Mode											
										nables the n Auto-N			and allows auto-switching						
	6		AUTO_	SW	R/	W	0	Aut	p-Switching Enable										
								Wh	en set, e	nables A	uto-Swi	he MDI	MDI/MDIX mux.						
	5		MDI	х	R/	W	0	Auto-Switching Configuration											
									en set, in figuratior		hat the	MDI/MDI)	< mux is	in the c	rossove	r (MDIX)			
									en 0, it ir figuratior		hat the	mux is in	the pas	s-throug	h (MDI)				
								AUT	When the AUTO_SW bit is 1, the MDIX bit is read-only. When the AUTO_SW bit is 0, the MDIX bit is read/write and can be configured manually.										
	4		MDIX_	CM	R	С	0	Aut	o-Switch	ing Comp	olete								
								When set, indicates that the auto-switching sequence has If 0, it indicates that the sequence has not completed or th auto-switching is disabled.								npleted.			
	3:0	SD	W	0	Aut	o-Switch	ing Seed												
								This field provides the initial seed for the switching algoritl directly affects the number of attempts [5,4] respectively [3:0].											
								A 0 sets the seed to 0x5.											

14 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S6110 controller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables in "Functional Description" on page 361 for more information.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts to cause it to start capturing a sample sequence.

14.1 Block Diagram




Figure 14-1. Analog Comparator Module Block Diagram


14.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 14-2 on page 362, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.





A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

Table 14-1. Comparator 0 Operating Modes

ACCNTL0	Com	Comparator 0												
ASRCP	VIN-	VIN+	Output	Interrupt										
00	C0-	C0+	C0o/C1+	yes										
01	C0-	C0+	C0o/C1+	yes										
10	C0-	Vref	C0o/C1+	yes										
11	C0-	reserved	C0o/C1+	yes										

Table 14-2. Comparator 1 Operating Modes

ACCNTL1	Com	Comparator 1												
ASRCP	VIN-	VIN+	Output	Interrupt										
00	C1-	C0o/C1+ ^a	n/a	yes										
01	C1-	C0+	n/a	yes										
10	C1-	Vref	n/a	yes										
11	C1-	reserved	n/a	yes										

a. C0o and C1+ signals share a single pin and may only be used as one or the other.

ACCNTL2	Com	Comparator 2									
ASRCP	VIN-	VIN+	Output	Interrupt							
00	C2-	C2+	n/a	yes							
01	C2-	C0+	n/a	yes							
10	C2-	Vref	n/a	yes							
11	C2-	reserved	n/a	yes							

Table 14-3. Comparator 2 Operating Modes

14.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 14-3 on page 363. This is controlled by a single configuration register (**ACREFCTL**). Table 14-4 on page 363 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.




Figure 14-3. Comparator Internal Reference Structure

Table 14-4. Internal Reference Voltage and ACREFCTL Field Values

	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

	Register	Output Reference Voltage Based on VREF Field Value									
EN Bit Value	RNG Bit Value										
EN=1	RNG=0	Total resistance in ladder is 31 R.									
		$V_{RBF} = AV_{DD} \times \frac{Rv_{RBF}}{Rr}$									
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{31}$									
		$V_{RBF} = 0.85 + 0.106 \times VREF$									
		The range of internal reference in this mode is 0.85-2.448 V.									
	RNG=1	Total resistance in ladder is 23 R.									
		$V_{RBF} = AV_{DD} \times \frac{Rv_{RBF}}{Rr}$									
		$V_{REF} = AV_{DD} \times \frac{VREF}{23}$									
		$V_{RBF} = 0.143 \times VREF$									
		The range of internal reference for this mode is 0-2.152 V.									

14.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

14.4 Register Map

Table 14-5 on page 365 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	366
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	367
0x08	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	368
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	369
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	370
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	371
0x40	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	370
0x44	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	371
0x60	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	370
0x64	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	371

Table 14-5. Analog Comparators Register Map

14.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x00 Type R/W1C, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T				1 1	rese	rved			ì	1	Ì	Î	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				reserved		, , , , , , , , , , , , , , , , , , ,			I	1	IN2	IN1	INO
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:3		reserv	ved	R	0	0x00	Software should not rely on the value of a compatibility with future products, the value preserved across a read-modify-write oper						a reserv	•	
	2		IN2	2	R/W	/1C	0	Con	nparator	2 Maske	ed Interru	upt Statu	S			
									es the ma Ir the per		•	tate of th	nis interro	upt. Write	e 1 to thi	s bit to
	1		IN1	l	R/W	/1C	0	Con	nparator	1 Maske	ed Interru	upt Statu	S			
									es the ma ir the per		•	tate of th	nis interro	upt. Write	e 1 to thi	s bit to
	0		INC)	R/W	/1C	0	Con	nparator	0 Maske	ed Interru	upt Statu	S			
									ves the masked interrupt state of this interrupt. Write 1 to this bit to ear the pending interrupt.							

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1				1 1	resei	rved				1		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		•					reserved					•	1	IN2	IN1	IN0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nam	e	Ту	ре	Reset	Dese	cription								
	31:3		reserv	/ed	R	С	0x00	Soft	ware sho	ould not	relv on t	he value	of a res	erved bit	. To prov	vide	
								com	patibility	with futu	ure prod	ucts, the	value of	a reserv			
								pres	erved ad	cross a r	ead-mod	dify-write	operatio	on.			
	2		IN2	2	R	С	0	Com	Comparator 2 Interrupt Status								
								When set, indicates that an interrupt has been generated by comparator									
								2.			atanin	lonapth		gonorate		ipulutoi	
						~	0	0		4 1		_					
	1		IN1		R	0	0	Comparator 1 Interrupt Status									
									en set, ine	dicates tl	hat an in	terrupt h	as been (generate	d by con	nparator	
								1.									
	0		INC)	R	С	0	Com	parator	0 Interru	pt Statu	s					
								Whe	n set, in	dicates tl	hat an in	terrupt h	as been g	generate	d by con	nparator	
								0.	,				·	-			

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparator.

Analog Con	nparator Inte	rrupt Enable	(ACINTEN)
------------	---------------	--------------	-----------

Base 0x4003.C000 Offset 0x08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
]			1	1	1		1 1	roco	rved	1		1	1		1		
					<u> </u>				ļ								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1	1			reserved			1		1	ı 1	IN2	IN1	IN0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription								
	31:3		reser	ved	R	0	0x00	Soft	ware sh	ould not	rely on t	the value	of a res	erved bit	t. To prov	/ide	
											•	lucts, the			ed bit sl	nould be	
								pres	served a	cross a n	ead-mo	dify-write	operation	m.			
	2		IN2	2	R/	W	0	Con	nparator	2 Interru	pt Enat	ole					
								Whe	en set, ei	nables th	e contro	oller inter	rupt from	the con	parator	2 output	
	1		IN	1	R/	W	0	Con	narator	1 Interru	nt Enat	ble					
					10	••	5	5011									
								Whe	en set, er	hables th	e contro	oller interr	rupt from	the com	parator	1 output.	
	0		IN	D	R/	W	0	Con	nparator	0 Interru	pt Enat	ole					
									•		•						
									When set, enables the controller interrupt from the comparator 0 output.								

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

Type	10/00, 1030		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1		1	1	rese	rved	1	1	1		1	I	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	erved		•	EN	RNG		rese	erved	1		VF	I REF	
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nam	ne	Tv	ре	Reset	Des	cription							
					-				•						_	
	31:10		reserv	ved	R	0	0x00					he value ucts, the			•	
											•	dify-write				
	9		EN	ı	R	w	0	Res	istor I ar	lder Ena	hle					
	0			•	IV.	••	0					4	4 II -I -			160 11
								resi	stor ladd	er is unp		the resis . If 1, the				
									analog \	00						
												he intern and prog			sumes th	ne least
								unic			01 0000		rannica			
	8		RN	G	R/	W	0	Res	istor Lad	lder Ran	ige					
										•		ge of the				
									ler has a stance o		sistance	of 31 R.	if 1, the r	resistor la	adder ha	is a total
	7:4		reserv	ved	R	0	0x00	Soft	ware sh	ould not	relv on t	he value	of a res	erved bit		vide
			10001				enee					ucts, the			•	
								pres	served a	cross a r	ead-mo	dify-write	operatio	on.		
	3:0		VRE	F	R/	W	0x00	Res	istor Lad	der Volt	age Ref					
								The	VREF bi	t field spe	ecifies th	e resisto	r ladder t	ap that is	spassed	through
									0	•		oltage co		0		
											•	e availab		•		

14-4 on page 363 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40 Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x60

These registers specify the current output value of the comparator.

Base Offsei	log Cor 0x4003.0 t 0x20 RO, rese	0000	or Status	s 0 (AC	STAT0)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[I				i i	rese	rved			ï	r i			ľ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			I)]		reser	ved				Ì	l I		OVAL	reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription								
	Bit/Field Name 31:2 reserved				R	0	0x00	com	patibility	with futu	ure prod	ucts, the	of a reso value of operatio	a reserv	•	vide hould be	
	1		OVA	L	R	0	0	Comparator Output Value									
								The OVAL bit specifies the current output value of the comparator.									
0 reserved		ved	RO		0	Software should not rely on the value of a reserved bit. To pro- compatibility with future products, the value of a reserved bit sl preserved across a read-modify-write operation.											

Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x44 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x64

These registers configure the comparator's input and output.

Ana	log Cor	nparat	or Contro	ol 0 (AC	CTL0)											
Offse	0x4003.0 et 0x24 R/W, res		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			T I		•		1 1	resei	rved	I	1	1		i	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			AS	RCP		rese	erved	•	ISLVAL	IS	EN	CINV	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
E	Bit/Field		Nam	е	Ту	ре	Reset	Desc	cription							
31:11 reserved RO 0x00 Software should not rely on the value of a reserved b compatibility with future products, the value of a reserved preserved across a read-modify-write operation.													a reserv			
	10:9		ASRO	P	R/	W	0x00	Anal	og Sou	rce Posit	ive					
										•		source of dings for	•	•		terminal
								Valu	ie Fund	tion						
								0x0	Pinv	value						
								0x1	Pin	alue of (C0+					
								0x2	Inter	nal volta	ge refer	ence				
								0x3	Rese	erved						
	8:5		reserv	red	R	0	0	com	patibility	with fut	ure prod	the value ucts, the dify-write	value of	a reserv		
	4		ISLVA	AL.	R/	W	0	Inter	rupt Se	nse Leve	el Value					
								an ir com	nterrupt parator	if in Leve	el Sense Low. O	e sense v mode. If therwise,	0, an int	terrupt is	genera	ed if the

comparator output is High.

Bit/Field	Name	Туре	Reset	Description
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

15 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] PWM module consists of one PWM generator block and a control block. The PWM generator block contains one timer (16-bit down or up/down counter), two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

The PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation block is managed by the output control block before being passed to the device pins.

The Stellaris[®] PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver.

15.1 Block Diagram

Figure 15-1 on page 373 provides the Stellaris[®] PWM module unit diagram and Figure 15-2 on page 374 provides a more detailed diagram of a Stellaris[®] PWM generator. The LM3S6110 controller contains one generator block (PWM0) and generates two independent PWM signals or one paired PWM signal with dead-band delays inserted.




Figure 15-1. PWM Unit Diagram




Figure 15-2. PWM Module Block Diagram

15.2 Functional Description

15.2.1 PWM Timer

The timer runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

15.2.2 **PWM Comparators**

There are two comparators in the PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 15-3 on page 375 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 15-4 on page 375 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.





Figure 15-3. PWM Count-Down Mode





15.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match

A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 15-5 on page 376 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.




Figure 15-5. PWM Generation Example In Count-Up/Down Mode


In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

15.2.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 15-6 on page 376 shows the effect of the dead-band generator on an input PWM signal.

Figure 15-6. PWM Dead-Band Generator



15.2.5 Interrupt Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. The selection of events allows the interrupt to occur at a specific position within the PWM signal. Note that interrupts are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

15.2.6 Synchronization Methods

There is a global reset capability that can reset the counter of the PWM generator.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values.

15.2.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

15.2.8 Output Control Block

With the PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

15.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 4. Configure the **Run-Mode Clock Configuration (RCC)** register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 5. Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x0000.0000.
 - Write the **PWM0GENA** register with a value of 0x0000.008C.
 - Write the **PWM0GENB** register with a value of 0x0000.080C.
- 6. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the Load field in the **PWM0LOAD** register to the requested period minus one.
 - Write the **PWM0LOAD** register with a value of 0x0000.018F.
- 7. Set the pulse width of the PWM0 pin for a 25% duty cycle.
 - Write the **PWM0CMPA** register with a value of 0x0000.012B.
- 8. Set the pulse width of the PWM1 pin for a 75% duty cycle.
 - Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 9. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000.0001.
- **10.** Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x0000.0003.

15.4 Register Map

Table 15-1 on page 378 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000.

Offset	Name	Туре	Reset	Description	See page
0x000	PWMCTL	R/W	0x0000.0000	PWM Master Control	380
0x004	PWMSYNC	R/W	0x0000.0000	PWM Time Base Sync	381

Table 15-1. PWM Register Map

Offset	Name	Туре	Reset	Description	See page
0x008	PWMENABLE	R/W	0x0000.0000	PWM Output Enable	382
0x00C	PWMINVERT	R/W	0x0000.0000	PWM Output Inversion	383
0x010	PWMFAULT	R/W	0x0000.0000	PWM Output Fault	384
0x014	PWMINTEN	R/W	0x0000.0000	PWM Interrupt Enable	385
0x018	PWMRIS	RO	0x0000.0000	PWM Raw Interrupt Status	386
0x01C	PWMISC	R/W1C	0x0000.0000	PWM Interrupt Status and Clear	387
0x020	PWMSTATUS	RO	0x0000.0000	PWM Status	388
0x040	PWM0CTL	R/W	0x0000.0000	PWM0 Control	389
0x044	PWM0INTEN	R/W	0x0000.0000	PWM0 Interrupt Enable	391
0x048	PWMORIS	RO	0x0000.0000	PWM0 Raw Interrupt Status	393
0x04C	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	394
0x050	PWM0LOAD	R/W	0x0000.0000	PWM0 Load	395
0x054	PWM0COUNT	RO	0x0000.0000	PWM0 Counter	396
0x058	PWM0CMPA	R/W	0x0000.0000	PWM0 Compare A	397
0x05C	PWM0CMPB	R/W	0x0000.0000	PWM0 Compare B	398
0x060	PWM0GENA	R/W	0x0000.0000	PWM0 Generator A Control	399
0x064	PWM0GENB	R/W	0x0000.0000	PWM0 Generator B Control	402
0x068	PWM0DBCTL	R/W	0x0000.0000	PWM0 Dead-Band Control	405
0x06C	PWM0DBRISE	R/W	0x0000.0000	PWM0 Dead-Band Rising-Edge Delay	406
0x070	PWM0DBFALL	R/W	0x0000.0000	PWM0 Dead-Band Falling-Edge-Delay	407

15.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

PWM Master Control (PWMCTL)

Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation block.

Offse	0x4002.8 t 0x000 R/W, rese		00.000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	r			1	rese	rved	1	T	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	•				reserved		•	'	•		'		GlobalSync0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	the value lucts, the dify-write	value of	f a reserv	•	wide hould be
	0		GlobalS	Sync0	R/	W	0	Upd	ate PWI	/ Gener	ator 0					
								Sett	ing this I	oit cause	es any q	ueued up	date to	a load o	r compa	rator

Setting this bit causes any queued update to a load or comparator register in PWM generator 0 to be applied the next time the corresponding counter becomes zero. This bit automatically clears when the updates have completed; it cannot be cleared by software.

Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000 Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	,			rese	rved	1		1		1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			1	reserved		1		1		1	1	Sync0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	f a reser		vide hould be
	0		Syn	c0	R/	W	0	Res	et Gene	rator 0 C	ounter					
								Perf	orms a	reset of t	he PWN	l generat	or 0 cou	inter.		

Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

PWM Output Enable (PWMENABLE)

Base 0x4002.8000 Offset 0x008 Type R/W, reset 0x0000.0000 31 30 28 27 26 25 24 22 21 20 19 17 16 29 23 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 PWM1Fr PWM0Fn reserved Туре RO R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PWM1En R/W 0 **PWM1** Output Enable When set, allows the generated PWM1 signal to be passed to the device pin. 0 PWM0En **PWM0** Output Enable R/W 0 When set, allows the generated PWM0 signal to be passed to the device pin.

Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the PWM generator are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

31 30 25 29 28 27 26 24 23 22 21 20 19 18 17 16 reserved Туре RO 0 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 PWM1Inv PWM0Inv reserved Туре RO R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 0x00 Software should not rely on the value of a reserved bit. To provide 31:2 reserved RO compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PWM1Inv R/W 0 Invert PWM1 Signal When set, the generated PWM1 signal is inverted. 0 PWM0Inv R/W 0 Invert PWM0 Signal When set, the generated PWM0 signal is inverted.

PWM Output Inversion (PWMINVERT)

Base 0x4002.8000

Offset 0x00C Type R/W, reset 0x0000.0000

Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault inputs and debug events are considered fault conditions. On a fault condition, each PWM signal can be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control occurs before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

PW	M Outp	ut Faulf	t (PWMI	=AULT)												
Offse	0x4002.8 t 0x010 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I		r í		r r	rese	rved			î.) I	ì	i -	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1				reser					1	1	1	Fault1	Fault0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Reset 0									t To prov	vido					
	31:2		lesen	veu	Ň		0x00	com	patibility served ac	with futu	ure prod	ucts, the	value of	f a reserv	•	
	1		Faul	t1	R/	N	0	PWI	M1 Fault							
								Whe	en set, th	e pwm1	output s	ignal is c	lriven Lo	ow on a f	ault cond	lition.
	0		Faul	tO	R/	N	0	PWI	M0 Fault							
								Whe	en set, th	е римо	output s	ignal is d	lriven Lo	w on a f	ault cond	lition.

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generator.

PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000 Offset 0x014 Type R/W, reset 0x0000.0000

7 1	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1		r	1	reserved		1	1	1	1	1	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1		1	1	reserved		1	1	1		1	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	31:17		Nan	ved	R		Reset 0x00	Softv com pres	patibility erved a	with fut cross a r	ure prod ead-mo	the value lucts, the dify-write	value o	f a reserv	•	vide hould be
	16		IntFa	ault	R/	vv	0			pt Enabl n interru		s when tl	he fault	input is a	sserted	
	15:1		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	the value lucts, the dify-write	value o	f a reserv	•	vide hould be
	0		IntPV	/M0	R/	W	0	PW	M0 Inter	rupt Ena	ble					
								Whe	en set, ai	n interrup	ot occurs	s when th	e PWM	generato	or 0 bloc	k asserts

When set, an interrupt occurs when the PWM generator 0 block asserts an interrupt.

Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 387). The PWM generator interrupts simply reflect the status of the PWM generator; they are cleared via the interrupt status register in the PWM generator block. Bits set to 1 indicate the events that are active; zero bits indicate that the event in question is not active.

PWM Raw Interrupt Status (PWMRIS)

Base 0x4002.8000 Offset 0x018 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1				reserved		1	1	1	1	1	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	Ũ	Ū	Ũ	°,	Ũ	Ū	•	•	Ū.	Ũ	Ū.	•	0	•	Ū
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	I			I	reserved		1	1	1	1	1	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:17		Nam	ved	TypeResetDescriptionRO0x00Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.RO0Fault Interrupt Asserted							•				
	16		IntFa					Indic	ates that	at the fau	ılt input	is asserti	-		T	. data
	15:1		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	the value lucts, the dify-write	value of	a reserv	•	vide hould be
	0		IntPW	/M0	R	0	0	PW	/10 Inter	rupt Asse	erted					
								Indic	ates that	at the PV	VM gene	erator 0 b	lock is a	sserting	its inter	rupt.

Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the PWM generator block. A bit set to 1 indicates that the generator block is asserting an interrupt. The individual interrupt status registers must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					reserved				1	1	1	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Redet	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1					reserved				1	1	1	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:17		reserv	Name Type Reset Description eserved RO 0x00 Software should not compatibility with ful preserved across a IntFault R/W1C 0 Fault Interrupt Asset							ure prod ead-mo	ucts, the	value of	f a reserv	•	
	16		IntFa	ult	R/M	/1C	0					is asserti	ng an in	terrupt.		
	15:1		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv	•	vide hould be
	0		IntPW	′M0	R	0	0	PW	10 Interi	upt Stat	us					
								Indic	ates if t	he PWM	genera	tor 0 bloc	ck is ass	erting an	interrup	ot.

PWM Interrupt Status and Clear (PWMISC)

Base 0x4002.8000

Offset 0x01C Type R/W1C, reset 0x0000.0000

Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the ${\tt FAULT}\;$ input signal.

Base Offse	M Statu 0x4002.8 t 0x020 RO, rese	8000	MSTATU	JS)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	ì	n r I		1	rese	rved	1	r	ı.	1		1	î.
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	, , ,		1	reserved		1		1	1		1	Fault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nan	ne	Тур	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with fut	ure prod	ucts, the	of a reso value of operatio	a reserv	•	vide nould be
	0		Fau	ılt	R	C	0	Fau	lt Interru	pt Status	5					
								Whe	en set, ir	dicates	the fault	input is a	asserted			

Register 10: PWM0 Control (PWM0CTL), offset 0x040

This register configures the PWM signal generation block. The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via this register. The block produces the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs.

PWM0 Control (PWM0CTL)

Base Offset	VIO Con 0x4002.8 t 0x040 R/W, rese	000		L)												
туре	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	- r		I	r			· ·	rese	rved	I	1					1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Туре	RO	RO	RO	RO	rese RO	RO	RO	RO	RO	RO	CmpBUpd R/W	CmpAUpd R/W	LoadUpd R/W	Debug R/W	Mode R/W	Enable R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0x00	com	patibility	with fut	rely on tl ure produ read-mod	ucts, the	value of	a reserv		
	5		CmpB	Upd	R/	W	0	Con	nparator	B Upda	te Mode					
		preserved across a read-modify-write operation.														
	4		CmpA	Upd	R/	W	0	Con	nparator	A Upda	te Mode					
								to th is 0. the c	e registe When s counter is	er are re et, upda s 0 after	flected to ates to the a synchro ontrol (P	the come registe	parator f r are dela date has	the next ayed uni been re	time the til the ne quested	counter ext time through
	3		Loadl	Jpd	R/	W	0	Loa	d Regist	er Upda	te Mode					
								regi: set, is 0	ster are r updates after a s	eflected to the re ynchron	or the load I to the co egister an lous upda VMCTL) r	ounter the re delaye ate has b	e next tim ed until th	ne the co ne next t	unter is ime the	0. When counter
	2		Deb	ug	R/	W	0	Deb	ug Mode	e						
								stop	s running	g when i	counter ir t next rea mode. Wi	ches 0, a	and conti	nues run	ning aga	ain when
	1		Mod	le	R/	W	0	Cou	nter Moo	de						
								the l mod	load valu le). Whe	ie to 0 ai n set, th	unter. Wh nd then w le counte repeats (raps bar r counts	ck to the up from	load val 0 to the	ue (Cou	nt-Down

Bit/Field	Name	Туре	Reset	Description
0	Enable	R/W	0	PWM Block Enable
				Master enable for the PWM generation block. When not set, the entire block is disabled and not clocked. When set, the block is enabled and produces PWM signals.

Register 11: PWM0 Interrupt Enable (PWM0INTEN), offset 0x044

This register controls the interrupt generation capabilities of the PWM generator. The events that can cause an interrupt are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt.

PWM0 Interrupt Enable (PWM0INTEN)

Base 0x4002.8000 Offset 0x044

Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved	•								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			•		rese	rved				•	IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	it/Field		Nam	ne	Ту	ре	Reset	Des	cription									
	31:6		reserv	ved	R	0	0x00	Soft	Software should not rely on the value of a reserved bit. To provide									
	01.0		reserv	vea		0	0,000	compatibility with future products, the value of a reserved bit should be										
								pres	erved a	cross a i	read-mod	dify-write	operatio	on.				
	5 IntCmpBD				R/	\ \ /	0	Into	rrunt for	Counter	Compa	rator B [Jown					
	5		mom	рво	EV.	vv	0		•		•							
										•	occurs w			natches t	he comp	arator B		
								valu	e and th	e counte	er is cour	iung dov	VII.					
	4		IntCmp	рBU	R/	W	0	Interrupt for Counter=Comparator B Up										
								When 1, an interrupt occurs when the counter matches the comparator B										
									,		er is cour							
										. .			_					
	3		IntCmp	pAD	R/	VV	0	Inte	rrupt for	Counter	=Compa	rator A L	Jown					
										•	occurs w			natches t	he comp	arator A		
								valu	e and th	e counte	er is cour	nting dow	vn.					
	2		IntCm	DAU	R/	W	0	Inte	rrupt for	Counter		rator A l	Jp					
				-			-						•	aatabaa t	ha aama	orotor A		
										•	occurs w er is cour		counter n	iatcries t	ne comp	arator A		

Bit/Field	Name	Туре	Reset	Description
1	IntCntLoad	R/W	0	Interrupt for Counter=Load
				When 1, an interrupt occurs when the counter matches the PWMnLOAD register.
0	IntCntZero	R/W	0	Interrupt for Counter=0
				When 1, an interrupt occurs when the counter is 0.

Register 12: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred.

PWM0 Raw Interrupt Status (PWM0RIS)

Offse	0x4002.8 t 0x048 RO, rese		.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1					rese	rved		1	ſ		1	I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					rese						·			IntCmpAU		IntCntZero	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ne	Ту	ре	Reset	Description Software should not rely on the value of a reserved bit. To									
	31:6		reserv	ved	R	С	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	5		IntCm	oBD	R	С	0	Con	nparator	B Down	Interrup	t Status					
									cates tha nting dov		unter has	s matche	ed the co	mparato	r B value	e while	
	4		IntCm	оBU	R	С	0	Con	nparator	B Up In	terrupt St	tatus					
									cates tha nting up.	it the co	unter has	s matche	ed the co	mparato	r B value	e while	
	3		IntCm	DAD	R	С	0	Con	mparator A Down Interrupt Status								
									Indicates that the counter has matched the comparator A value while counting down.								
	2		IntCm	DAU	R	С	0	Con	nparator	A Up In	terrupt St	tatus					
Indicates that the counte counting up.									unter has	s matche	ed the co	mparato	r A value	e while			
	1		IntCntL	oad	R	С	0	Cou	nter=Loa	ad Interr	upt Statu	IS					
								Indie	cates tha	it the co	unter has	s matche	ed the P\	WMnLO/	AD regis	ter.	
	0		IntCnt	Zero	R	С	0	Cou	nter=0 Ir	nterrupt	Status						
								Indie	cates tha	it the co	unter has	s matche	ed 0.				

Register 13: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)

Base 0x4002.8000

Offset 0x04C Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ľ		1			i i	r r	rese	reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	1		1 1		rese	rved	т т				IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0		
Bit/Field Name Type Rese								Description										
	31:6		reserv	/ed	R	0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.									
	5		IntCmp	oBD	R/W	V1C	0	Comparator B Down Interrupt										
									cates tha nting dow		unter has	s matche	ed the co	mparato	r B value	e while		
	4		IntCmp	ъBU	R/W	V1C	0	Con	parator	B Up In	terrupt							
									Indicates that the counter has matched the comparator B value while counting up.									
	3		IntCmp	DAD	R/W	V1C	0	Con	Comparator A Down Interrupt									
									Indicates that the counter has matched the comparator A value whil counting down.									
	2		IntCmp	DAU	R/W	V1C	0	Con	Comparator A Up Interrupt									
									cates tha nting up.	t the co	unter has	s matche	ed the co	mparato	r A value	e while		
	1		IntCntL	oad	R/W	V1C	0	Cou	nter=Loa	d Interr	upt							
									cates tha	t the co	unter has	s matche	ed the PI	WMnLO/	AD regis	ter.		
	0 IntCntZero R/W1C 0								nter=0 In	terrupt								
								Indi	cates tha	t the co	unter has	s matche	ed 0.					

Register 14: PWM0 Load (PWM0LOAD), offset 0x050

This register contains the load value for the PWM counter. Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero.

If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 380). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)

Offse	0x4002.8 t 0x050 R/W, rese		0.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	Î		i -		1		1 1	rese	erved			i	1	ì	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
															'		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field Name Type					ре	Reset	Des	Description								
compa										Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	15:0		Loa	d	R/	W	0	Cou	inter Loa	d Value							
								The	counter	load val	ue.						

Register 15: PWM0 Counter (PWM0COUNT), offset 0x054

This register contains the current value of the PWM counter. When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the PWMnGENA/PWMnGENB registers, see page 399 and page 402) or drive an interrupt (via the PWMnINTEN register, see page 391). A pulse with the same capabilities is generated when this value is zero.

PWM0 Counter (PWM0COUNT)

Base 0x4002.8000 Offset 0x054 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			•					rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	15	14	13 I	12		10	ر ا		1	, ,	- 5	4		2	, 		
					1			Co	unt								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ne	Type Reset		Des	cription									
	24.40			ا م ما		~	000	0.4		فحجر أحارب				فالمعادمة	T		
	31:16		reser	/ed	R	0	0x00		Software should not rely on the value of a reser					•			
									compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
								•				2	•				
	15:0		Cou	nt	R	0	0x00	Cou	nter Valu	le							
								The	current	value of	the cour	nter.					

July 25, 2008

Register 16: PWM0 Compare A (PWM0CMPA), offset 0x058

This register contains a value to be compared against the counter . When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 395), then no pulse is ever output.


If the comparator A update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 380). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

Base Offse	0x4002 t 0x058	•	A (PWM	0CMPA	.)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	ì	1		1 1	rese	rved		ì	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
]		1	1	r	1		, ,	0		-	1	r	1	1	1	
								Cor	npA I							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the	e of a res e value of e operatio	f a resei	•	ovide should be
	15:0		Com	pА	R/	W	0x00	Com	nparator	A Value						
								The	value to	be com	pared a	gainst th	ne counte	r.		

Register 17: PWM0 Compare B (PWM0CMPB), offset 0x05C

This register contains a value to be compared against the counter. When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, no pulse is ever output.

If the comparator B update mode is immediate (based on the CmpBUpd bit in the **PWMnCTL** register), this 16-bit CompB value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 380). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.



Register 18: PWM0 Generator A Control (PWM0GENA), offset 0x060

This register controls the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENA** register controls generation of the PWM0A signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

Base Offse	0x4002.8 et 0x060 R/W, res	3000	0.0000		NOCEN	,,,,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I			1	г т 1	rese	erved	1	1	1		1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved				ActC	ActCmpBD		npBU	ActC	ActCmpAD		i mpAU	ActL	l _oad	Act	Zero
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field Name Typ 31:12 reserved R0						Reset 0x00	Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
	11:10		ActCmpBD R/W					Action for Comparator B Down The action to be taken when the counter matches comparator B wi								B while
								cou	nting dov	wn.						
								The	table be	low defin	nes the e	effect of t	he even	t on the	output si	gnal.
								Val	ue Desc	ription						
								0x	0 Do n	othing.						
								0x	1 Inver	t the out	put sign	al.				
								0x	2 Set t	he outpu	ıt signal	to 0.				

PWM0 Generator A Control (PWM0GENA)

0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register (see page 389) is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
1:0	ActZero	R/W	0x0	Action for Counter=0
				The action to be taken when the counter is zero.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Register 19: PWM0 Generator B Control (PWM0GENB), offset 0x064

This register controls the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENB** register controls generation of the **PWM0B** signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

PVVI	wu Gen	erator	B Contr		NUGEN	в)										
Offse	e 0x4002.8 et 0x064 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		I	1	i I	1	1 1	rese	erved	1	1	T	r I	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r	rese	erved	r	ActC	I mpBD	ActCn	npBU	ActC	n mpAD	ActC	I ≎mpAU	Act	l Load	Act	1 Zero
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:12		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	the value lucts, the dify-write	value of	f a reserv	•	
	11:10		ActCm	pBD	R	W	0x0	Acti	on for Co	omparate	or B Dov	wn				
									action to		en when	the cour	nter mate	ches con	nparator	B while
								The	table be	low defi	nes the	effect of t	the even	it on the	output s	ignal.
								Val	ue Desc	ription						
								0x	0 Do n	othing.						
								0x	1 Inver	t the out	put sign	al.				
								0x	2 Set t	he outpu	ıt sianal	to 0.				

PWM0 Generator B Control (PWM0GENB)

- 0x2 Set the output signal to 0.
- 0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
1:0	ActZero	R/W	0x0	Action for Counter=0
				The action to be taken when the counter is 0.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Register 20: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWMOA and PWMOB signals. When disabled, the PWMOA signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled and inverting the resulting waveform, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the PWM0DBRISE register (see page 406), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 407).

PWM0 Dead-Band Control (PWM0DBCTL)

Enable

R/W

0

Base 0x4002.8000

0

Offset 0x068 Type R/W, reset 0x0000.0000

210.0	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ï		1	1	r r		1 1	roco	rved	ï		1 1		Ì	1	T I
					1			1636	l				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	45		40	10		40	0	0	7	0	-		0	0		0
	15	14	13	12	11	10	9	8		6	5	4	3	2	1	0
			1	•			•	reserved	· ·						•	Enable
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
P	it/Field		Nar	ne	Тур	he	Reset	Des	cription							
_			, tai				110001	200	onption							
	31:1		reser	ved	R	С	0x00		ware sho patibility							

preserved across a read-modify-write operation.

Dead-Band Generator Enable

When set, the dead-band generator inserts dead bands into the output signals; when clear, it simply passes the PWM signals through.

Register 21: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

Offse	0x4002.8 et 0x06C R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I				1 1	rese	erved			1	1		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved				1		ı	Risel	Delay	I	1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:12		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	11:0		RiseD	elay	R/	W	0	Dea	Id-Band I	Rise Del	ay					
								The	number	of clock	ticks to	delay the	e rising e	dge.		

Register 22: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay.


PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Base 0x4002.8000 Offset 0x070 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 15 13 12 10 9 7 6 3 2 14 11 8 5 4 1 0 reserved FallDelay RO RO RO RO R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:12 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 11:0 R/W 0x00 Dead-Band Fall Delay FallDelay The number of clock ticks to delay the falling edge.

16 Pin Diagram

The LM3S6110 microcontroller pin diagrams are shown below.

Figure 16-1. 100-Pin LQFP Package Pin Diagram






Figure 16-2. 108-Ball BGA Package Pin Diagram (Top View)

LM3S6110

17 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 17-1 on page 410 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 17-2 on page 414 lists the signals in alphabetical order by signal name.

Table 17-3 on page 418 groups the signals by functionality, except for GPIOs. Table 17-4 on page 420 lists the GPIO pins and their alternate functionality.

17.1 100-Pin LQFP Package Pin Tables

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
6	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PDO	I/O	TTL	GPIO port D bit 0
	PWMO	0	TTL	PWM 0
11	PD1	I/O	TTL	GPIO port D bit 1
	PWM1	0	TTL	PWM 1
12	PD2	I/O	TTL	GPIO port D bit 2
13	PD3	I/O	TTL	GPIO port D bit 3

Table 17-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
14	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
15	GND	-	Power	Ground reference for logic and I/O pins.
16	XTALPPHY	I	TTL	XTALP of the Ethernet PHY
17	XTALNPHY	0	TTL	XTALN of the Ethernet PHY
18	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
19	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
22	PC7	I/O	TTL	GPIO port C bit 7
	C2-	I	Analog	Analog comparator 2 negative input
23	PC6	I/O	TTL	GPIO port C bit 6
	C2+	I	Analog	Analog comparator positive input
24	PC5	I/O	TTL	GPIO port C bit 5
	C1+	I	Analog	Analog comparator positive input
25	PC4	I/O	TTL	GPIO port C bit 4
26	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
27	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
28	PA2	I/O	TTL	GPIO port A bit 2
	SSIOClk	I/O	TTL	SSI module 0 clock
29	PA3	I/O	TTL	GPIO port A bit 3
	SSIOFss	I/O	TTL	SSI module 0 frame
30	PA4	I/O	TTL	GPIO port A bit 4
	SSIORx	1	TTL	SSI module 0 receive
31	PA5	I/O	TTL	GPIO port A bit 5
	SSIOTx	0	TTL	SSI module 0 transmit
32	VDD	-	Power	Positive supply for I/O and some logic.
33	GND	-	Power	Ground reference for logic and I/O pins.
34	PA6	I/O	TTL	GPIO port A bit 6
	CCP1	I/O	TTL	Capture/Compare/PWM 1
35	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
36	VCCPHY	1	TTL	VCC of the Ethernet PHY
37	RXIN	I	Analog	RXIN of the Ethernet PHY
38	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
39	GND	-	Power	Ground reference for logic and I/O pins.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
40	RXIP	1	Analog	RXIP of the Ethernet PHY
41	ERBIAS	I	Analog	12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.
42	GNDPHY	1	TTL	GND of the Ethernet PHY
43	TXOP	0	Analog	TXOP of the Ethernet PHY
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	TXON	0	Analog	TXON of the Ethernet PHY
47	PF0	I/O	TTL	GPIO port F bit 0
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
49	OSC1	0	Analog	Main oscillator crystal output.
50	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
51	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
52	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
53	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
54	GND	-	Power	Ground reference for logic and I/O pins.
55	VDD	-	Power	Positive supply for I/O and some logic.
56	VDD	-	Power	Positive supply for I/O and some logic.
57	GND	-	Power	Ground reference for logic and I/O pins.
58	MDIO	I/O	TTL	MDIO of the Ethernet PHY
59	PF3	I/O	TTL	GPIO port F bit 3
	LED0	0	TTL	MII LED 0
60	PF2	I/O	TTL	GPIO port F bit 2
	LED1	0	TTL	MII LED 1
61	PF1	I/O	TTL	GPIO port F bit 1
62	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
63	GND	-	Power	Ground reference for logic and I/O pins.
64	RST	I	TTL	System reset input.
65	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
66	PB0	I/O	TTL	GPIO port B bit 0
ŀ	CCP0	I/O	TTL	Capture/Compare/PWM 0
67	PB1	I/O	TTL	GPIO port B bit 1
ŀ	CCP2	I/O	TTL	Capture/Compare/PWM 2
68	VDD	-	Power	Positive supply for I/O and some logic.
69	GND	-	Power	Ground reference for logic and I/O pins.
70	PB2	I/O	TTL	GPIO port B bit 2

Pin Number	Pin Name	Pin Type	Buffer Type	Description	
71	PB3	I/O	TTL	GPIO port B bit 3	
-	Fault	1	TTL	PWM Fault	
72	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
73	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
74	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
75	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.	
76	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.	
77	PC3	I/O	TTL	GPIO port C bit 3	
	TDO	0	TTL	JTAG TDO and SWO	
-	SWO	0	TTL	JTAG TDO and SWO	
78	PC2	I/O	TTL	GPIO port C bit 2	
-	TDI	l	TTL	JTAG TDI	
79	PC1	I/O	TTL	GPIO port C bit 1	
-	TMS	I/O	TTL	JTAG TMS and SWDIO	
-	SWDIO	I/O	TTL	JTAG TMS and SWDIO	
80	PC0	I/O	TTL	GPIO port C bit 0	
-	TCK	I	TTL	JTAG/SWD CLK	
-	SWCLK	I	TTL	JTAG/SWD CLK	
81	VDD	-	Power	Positive supply for I/O and some logic.	
82	GND	-	Power	Ground reference for logic and I/O pins.	
83	VCCPHY	I	TTL	VCC of the Ethernet PHY	
84	VCCPHY	l	TTL	VCC of the Ethernet PHY	
85	GNDPHY	l	TTL	GND of the Ethernet PHY	
86	GNDPHY	I	TTL	GND of the Ethernet PHY	
87	GND	-	Power	Ground reference for logic and I/O pins.	
88	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
89	PB7	I/O	TTL	GPIO port B bit 7	
	TRST	I	TTL	JTAG TRSTn	
90	PB6	I/O	TTL	GPIO port B bit 6	
-	C0+	I	Analog	Analog comparator 0 positive input	
91	PB5	I/O	TTL	GPIO port B bit 5	
-	C1-	I	Analog	Analog comparator 1 negative input	
92	PB4	I/O	TTL	GPIO port B bit 4	
	C0-	I	Analog	Analog comparator 0 negative input	
93	VDD	-	Power	Positive supply for I/O and some logic.	
94	GND	-	Power	Ground reference for logic and I/O pins.	
95	PD4	I/O	TTL	GPIO port D bit 4	
	CCP3	I/O	TTL	Capture/Compare/PWM 3	

Pin Number	Pin Name	Pin Type	Buffer Type	Description
96	PD5	I/O	TTL	GPIO port D bit 5
97	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
98	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
99	PD6	I/O	TTL	GPIO port D bit 6
100	PD7	I/O	TTL	GPIO port D bit 7
	C00	0	TTL	Analog comparator 0 output

Table 17-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
C0+	90	I	Analog	Analog comparator 0 positive input
C0-	92	I	Analog	Analog comparator 0 negative input
COo	100	0	TTL	Analog comparator 0 output
C1+	24	I	Analog	Analog comparator positive input
C1-	91	I	Analog	Analog comparator 1 negative input
C2+	23	I	Analog	Analog comparator positive input
C2-	22	I	Analog	Analog comparator 2 negative input
CCP0	66	I/O	TTL	Capture/Compare/PWM 0
CCP1	34	I/O	TTL	Capture/Compare/PWM 1
CCP2	67	I/O	TTL	Capture/Compare/PWM 2
CCP3	95	I/O	TTL	Capture/Compare/PWM 3
CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
ERBIAS	41	I	Analog	12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.
Fault	71	I	TTL	PWM Fault
GND	9	-	Power	Ground reference for logic and I/O pins.
GND	15	-	Power	Ground reference for logic and I/O pins.
GND	21	-	Power	Ground reference for logic and I/O pins.
GND	33	-	Power	Ground reference for logic and I/O pins.
GND	39	-	Power	Ground reference for logic and I/O pins.
GND	45	-	Power	Ground reference for logic and I/O pins.
GND	54	-	Power	Ground reference for logic and I/O pins.
GND	57	-	Power	Ground reference for logic and I/O pins.
GND	63	-	Power	Ground reference for logic and I/O pins.
GND	69	-	Power	Ground reference for logic and I/O pins.
GND	82	-	Power	Ground reference for logic and I/O pins.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
GND	87	-	Power	Ground reference for logic and I/O pins.
GND	94	-	Power	Ground reference for logic and I/O pins.
GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDPHY	42	I	TTL	GND of the Ethernet PHY
GNDPHY	85	I	TTL	GND of the Ethernet PHY
GNDPHY	86	I	TTL	GND of the Ethernet PHY
LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
LEDO	59	0	TTL	MII LED 0
LED1	60	0	TTL	MII LED 1
MDIO	58	I/O	TTL	MDIO of the Ethernet PHY
NC	1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	5	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	6	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	18	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	19	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	35	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	50	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	51	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	52	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	53	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	72	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	73	-	-	No connect. Leave the pin electrically unconnected/isolated.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
NC	74	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	75	-	-	No connect. Leave the pin electrically unconnected/isolated.
OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	0	Analog	Main oscillator crystal output.
PAO	26	I/O	TTL	GPIO port A bit 0
PA1	27	I/O	TTL	GPIO port A bit 1
PA2	28	I/O	TTL	GPIO port A bit 2
PA3	29	I/O	TTL	GPIO port A bit 3
PA4	30	I/O	TTL	GPIO port A bit 4
PA5	31	I/O	TTL	GPIO port A bit 5
PA6	34	I/O	TTL	GPIO port A bit 6
PBO	66	I/O	TTL	GPIO port B bit 0
PB1	67	I/O	TTL	GPIO port B bit 1
PB2	70	I/O	TTL	GPIO port B bit 2
PB3	71	I/O	TTL	GPIO port B bit 3
PB4	92	I/O	TTL	GPIO port B bit 4
PB5	91	I/O	TTL	GPIO port B bit 5
PB6	90	I/O	TTL	GPIO port B bit 6
PB7	89	I/O	TTL	GPIO port B bit 7
PC0	80	I/O	TTL	GPIO port C bit 0
PC1	79	I/O	TTL	GPIO port C bit 1
PC2	78	I/O	TTL	GPIO port C bit 2
PC3	77	I/O	TTL	GPIO port C bit 3
PC4	25	I/O	TTL	GPIO port C bit 4
PC5	24	I/O	TTL	GPIO port C bit 5
PC6	23	I/O	TTL	GPIO port C bit 6
PC7	22	I/O	TTL	GPIO port C bit 7
PD0	10	I/O	TTL	GPIO port D bit 0
PD1	11	I/O	TTL	GPIO port D bit 1
PD2	12	I/O	TTL	GPIO port D bit 2
PD3	13	I/O	TTL	GPIO port D bit 3
PD4	95	I/O	TTL	GPIO port D bit 4
PD5	96	I/O	TTL	GPIO port D bit 5
PD6	99	I/O	TTL	GPIO port D bit 6
PD7	100	I/O	TTL	GPIO port D bit 7
PF0	47	I/O	TTL	GPIO port F bit 0
PF1	61	I/O	TTL	GPIO port F bit 1
PF2	60	I/O	TTL	GPIO port F bit 2
PF3	59	I/O	TTL	GPIO port F bit 3
PWM0	10	0	TTL	PWM 0

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PWM1	11	0	TTL	PWM 1
RST	64	I	TTL	System reset input.
RXIN	37	I	Analog	RXIN of the Ethernet PHY
RXIP	40	I	Analog	RXIP of the Ethernet PHY
SSIOClk	28	I/O	TTL	SSI module 0 clock
SSIOFss	29	I/O	TTL	SSI module 0 frame
SSIORx	30	I	TTL	SSI module 0 receive
SSIOTx	31	0	TTL	SSI module 0 transmit
SWCLK	80	I	TTL	JTAG/SWD CLK
SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
SWO	77	0	TTL	JTAG TDO and SWO
TCK	80	I	TTL	JTAG/SWD CLK
TDI	78	I	TTL	JTAG TDI
TDO	77	0	TTL	JTAG TDO and SWO
TMS	79	I/O	TTL	JTAG TMS and SWDIO
TRST	89	I	TTL	JTAG TRSTn
TXON	46	0	Analog	TXON of the Ethernet PHY
TXOP	43	0	Analog	TXOP of the Ethernet PHY
UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
VCCPHY	36	I	TTL	VCC of the Ethernet PHY
VCCPHY	83	I	TTL	VCC of the Ethernet PHY
VCCPHY	84	I	TTL	VCC of the Ethernet PHY
VDD	8	-	Power	Positive supply for I/O and some logic.
VDD	20	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.
VDD	44	-	Power	Positive supply for I/O and some logic.
VDD	55	-	Power	Positive supply for I/O and some logic.
VDD	56	-	Power	Positive supply for I/O and some logic.
VDD	68	-	Power	Positive supply for I/O and some logic.
VDD	81	-	Power	Positive supply for I/O and some logic.
VDD	93	-	Power	Positive supply for I/O and some logic.
VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
XTALNPHY	17	0	TTL	XTALN of the Ethernet PHY
XTALPPHY	16	I	TTL	XTALP of the Ethernet PHY

Table 17-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	90	I	Analog	Analog comparator 0 positive input
Comparators	C0-	92	I	Analog	Analog comparator 0 negative input
	C0o	100	0	TTL	Analog comparator 0 output
	C1+	24	I	Analog	Analog comparator positive input
	C1-	91	I	Analog	Analog comparator 1 negative input
	C2+	23	I	Analog	Analog comparator positive input
	C2-	22	I	Analog	Analog comparator 2 negative input
Ethernet PHY	ERBIAS	41	I	Analog	12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.
	GNDPHY	42	I	TTL	GND of the Ethernet PHY
	GNDPHY	85	I	TTL	GND of the Ethernet PHY
	GNDPHY	86	I	TTL	GND of the Ethernet PHY
	LED0	59	0	TTL	MII LED 0
	LED1	60	0	TTL	MII LED 1
	MDIO	58	I/O	TTL	MDIO of the Ethernet PHY
	RXIN	37	I	Analog	RXIN of the Ethernet PHY
	RXIP	40	I	Analog	RXIP of the Ethernet PHY
	TXON	46	0	Analog	TXON of the Ethernet PHY
	TXOP	43	0	Analog	TXOP of the Ethernet PHY
	VCCPHY	36	I	TTL	VCC of the Ethernet PHY
	VCCPHY	83	I	TTL	VCC of the Ethernet PHY
	VCCPHY	84	I	TTL	VCC of the Ethernet PHY
	XTALNPHY	17	0	TTL	XTALN of the Ethernet PHY
	XTALPPHY	16	I	TTL	XTALP of the Ethernet PHY
General-Purpose	CCP0	66	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	34	I/O	TTL	Capture/Compare/PWM 1
	CCP2	67	I/O	TTL	Capture/Compare/PWM 2
	CCP3	95	I/O	TTL	Capture/Compare/PWM 3
JTAG/SWD/SWO	SWCLK	80	I	TTL	JTAG/SWD CLK

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
	SWO	77	0	TTL	JTAG TDO and SWO
	TCK	80	I	TTL	JTAG/SWD CLK
	TDI	78	I	TTL	JTAG TDI
	TDO	77	0	TTL	JTAG TDO and SWO
	TMS	79	I/O	TTL	JTAG TMS and SWDIO
PWM	Fault	71	I	TTL	PWM Fault
	PWM0	10	0	TTL	PWM 0
	PWM1	11	0	TTL	PWM 1
Power	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VDD	8	-	Power	Positive supply for I/O and some logic.
	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
	VDD	55	-	Power	Positive supply for I/O and some logic.
	VDD	56	-	Power	Positive supply for I/O and some logic.
	VDD	68	-	Power	Positive supply for I/O and some logic.
	VDD	81	-	Power	Positive supply for I/O and some logic.
	VDD	93	-	Power	Positive supply for I/O and some logic.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
SSI	SSI0Clk	28	I/O	TTL	SSI module 0 clock
	SSIOFss	29	I/O	TTL	SSI module 0 frame
	SSIORx	30	I	TTL	SSI module 0 receive
	SSIOTx	31	0	TTL	SSI module 0 transmit
System Control & Clocks	CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	49	0	Analog	Main oscillator crystal output.
	RST	64	I	TTL	System reset input.
	TRST	89	I	TTL	JTAG TRSTn
UART	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 17-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	26	UORx	
PA1	27	UOTx	
PA2	28	SSIOClk	
PA3	29	SSIOFss	
PA4	30	SSIORx	
PA5	31	SSIOTx	
РАб	34	CCP1	
PBO	66	CCP0	
PB1	67	CCP2	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PB2	70		
PB3	71	Fault	
PB4	92	C0-	
PB5	91	C1-	
PB6	90	C0+	
PB7	89	TRST	
PCO	80	TCK	SWCLK
PC1	79	TMS	SWDIO
PC2	78	TDI	
PC3	77	TDO	SWO
PC4	25		
PC5	24	C1+	
PC6	23	C2+	
PC7	22	C2-	
PDO	10	PWM0	
PD1	11	PWM1	
PD2	12		
PD3	13		
PD4	95	CCP3	
PD5	96		
PD6	99		
PD7	100	COo	
PF0	47		
PF1	61		
PF2	60	LED1	
PF3	59	LEDO	

17.2 108-Pin BGA Package Pin Tables

Table 17-5. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
A1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A3	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A4	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A5	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
A6	PB4	I/O	TTL	GPIO port B bit 4
	C0-	1	Analog	Analog comparator 0 negative input
A7	PB6	I/O	TTL	GPIO port B bit 6
	C0+	I	Analog	Analog comparator 0 positive input
A8	PB7	I/O	TTL	GPIO port B bit 7
	TRST	I	TTL	JTAG TRSTn
A9	PC0	I/O	TTL	GPIO port C bit 0
	TCK	I	TTL	JTAG/SWD CLK
	SWCLK	I	TTL	JTAG/SWD CLK
A10	PC3	I/O	TTL	GPIO port C bit 3
	TDO	0	TTL	JTAG TDO and SWO
	SWO	0	TTL	JTAG TDO and SWO
A11	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A12	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B3	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B4	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B5	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrica noise contained on VDD from affecting the analog functions.
B6	GND	-	Power	Ground reference for logic and I/O pins.
B7	PB5	I/O	TTL	GPIO port B bit 5
	C1-	I	Analog	Analog comparator 1 negative input
B8	PC2	I/O	TTL	GPIO port C bit 2
	TDI	1	TTL	JTAG TDI
B9	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
B10	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
B11	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B12	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
C1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
C2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
C3	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
C4	GND	-	Power	Ground reference for logic and I/O pins.
C5	GND	-	Power	Ground reference for logic and I/O pins.
C6	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
C7	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
C8	GNDPHY	I	TTL	GND of the Ethernet PHY
C9	GNDPHY	I	TTL	GND of the Ethernet PHY
C10	VCCPHY	I	TTL	VCC of the Ethernet PHY
C11	PB2	I/O	TTL	GPIO port B bit 2
C12	PB3	I/O	TTL	GPIO port B bit 3
	Fault	I	TTL	PWM Fault
D1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
D2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
D3	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
D10	VCCPHY	I	TTL	VCC of the Ethernet PHY
D11	VCCPHY	I	TTL	VCC of the Ethernet PHY
D12	PB1	I/O	TTL	GPIO port B bit 1
	CCP2	I/O	TTL	Capture/Compare/PWM 2
E1	PD4	I/O	TTL	GPIO port D bit 4
	CCP3	I/O	TTL	Capture/Compare/PWM 3
E2	PD5	I/O	TTL	GPIO port D bit 5
E3	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
E10	VDD33	-	Power	Positive supply for I/O and some logic.
E11	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
E12	PB0	I/O	TTL	GPIO port B bit 0
	CCP0	I/O	TTL	Capture/Compare/PWM 0
F1	PD7	I/O	TTL	GPIO port D bit 7
	COo	0	TTL	Analog comparator 0 output
F2	PD6	I/O	TTL	GPIO port D bit 6

Pin Number	Pin Name	Pin Type	Buffer Type	Description
F3	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
F10	GND	-	Power	Ground reference for logic and I/O pins.
F11	GND	-	Power	Ground reference for logic and I/O pins.
F12	GND	-	Power	Ground reference for logic and I/O pins.
G1	PDO	I/O	TTL	GPIO port D bit 0
-	PWM0	0	TTL	PWM 0
G2	PD1	I/O	TTL	GPIO port D bit 1
-	PWM1	0	TTL	PWM 1
G3	VDD25	-	Power	Positive supply for most of the logic function including the processor core and most peripherals.
G10	VDD33	-	Power	Positive supply for I/O and some logic.
G11	VDD33	-	Power	Positive supply for I/O and some logic.
G12	VDD33	-	Power	Positive supply for I/O and some logic.
H1	PD3	I/O	TTL	GPIO port D bit 3
H2	PD2	I/O	TTL	GPIO port D bit 2
H3	GND	-	Power	Ground reference for logic and I/O pins.
H10	VDD33	-	Power	Positive supply for I/O and some logic.
H11	RST	I	TTL	System reset input.
H12	PF1	I/O	TTL	GPIO port F bit 1
J1	XTALNPHY	0	TTL	XTALN of the Ethernet PHY
J2	XTALPPHY	I	TTL	XTALP of the Ethernet PHY
J3	GND	-	Power	Ground reference for logic and I/O pins.
J10	GND	-	Power	Ground reference for logic and I/O pins.
J11	PF2	I/O	TTL	GPIO port F bit 2
	LED1	0	TTL	MII LED 1
J12	PF3	I/O	TTL	GPIO port F bit 3
	LED0	0	TTL	MII LED 0
K1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
K2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
K3	ERBIAS	1	Analog	12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.
K4	GNDPHY	I	TTL	GND of the Ethernet PHY
K5	GND	-	Power	Ground reference for logic and I/O pins.
K6	GND	-	Power	Ground reference for logic and I/O pins.
K7	VDD33	-	Power	Positive supply for I/O and some logic.
K8	VDD33	-	Power	Positive supply for I/O and some logic.
K9	VDD33	-	Power	Positive supply for I/O and some logic.
K10	GND	-	Power	Ground reference for logic and I/O pins.
K11	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
K12	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
L1	PC4	I/O	TTL	GPIO port C bit 4
L2	PC7	I/O	TTL	GPIO port C bit 7
	C2-		Analog	Analog comparator 2 negative input
L3	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
L4	PA3	I/O	TTL	GPIO port A bit 3
	SSIOFss	I/O	TTL	SSI module 0 frame
L5	PA4	I/O	TTL	GPIO port A bit 4
	SSIORx	I	TTL	SSI module 0 receive
L6	PA6	I/O	TTL	GPIO port A bit 6
	CCP1	I/O	TTL	Capture/Compare/PWM 1
L7	RXIN	I	Analog	RXIN of the Ethernet PHY
L8	TXON	0	Analog	TXON of the Ethernet PHY
L9	MDIO	I/O	TTL	MDIO of the Ethernet PHY
L10	GND	-	Power	Ground reference for logic and I/O pins.
L11	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
L12	VDD	-	Power	Positive supply for I/O and some logic.
M1	PC5	I/O	TTL	GPIO port C bit 5
	C1+	1	Analog	Analog comparator positive input
M2	PC6	I/O	TTL	GPIO port C bit 6
	C2+	I	Analog	Analog comparator positive input
M3	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
M4	PA2	I/O	TTL	GPIO port A bit 2
	SSIOClk	I/O	TTL	SSI module 0 clock
M5	PA5	I/O	TTL	GPIO port A bit 5
	SSIOTx	0	TTL	SSI module 0 transmit
M6	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
M7	RXIP	1	Analog	RXIP of the Ethernet PHY
M8	TXOP	0	Analog	TXOP of the Ethernet PHY
M9	PFO	I/O	TTL	GPIO port F bit 0
M10	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
M11	OSC1	0	Analog	Main oscillator crystal output.
M12	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
C0+	A7	I	Analog	Analog comparator 0 positive input
C0-	A6	I	Analog	Analog comparator 0 negative input
COo	F1	0	TTL	Analog comparator 0 output
C1+	M1	I	Analog	Analog comparator positive input
C1-	B7	I	Analog	Analog comparator 1 negative input
C2+	M2	I	Analog	Analog comparator positive input
C2-	L2	I	Analog	Analog comparator 2 negative input
CCP0	E12	I/O	TTL	Capture/Compare/PWM 0
CCP1	L6	I/O	TTL	Capture/Compare/PWM 1
CCP2	D12	I/O	TTL	Capture/Compare/PWM 2
CCP3	E1	I/O	TTL	Capture/Compare/PWM 3
CMOD0	E11	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
CMOD1	B10	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
ERBIAS	K3	I	Analog	12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.
Fault	C12	I	TTL	PWM Fault
GND	C4	-	Power	Ground reference for logic and I/O pins.
GND	C5	-	Power	Ground reference for logic and I/O pins.
GND	H3	-	Power	Ground reference for logic and I/O pins.
GND	J3	-	Power	Ground reference for logic and I/O pins.
GND	K5	-	Power	Ground reference for logic and I/O pins.
GND	K6	-	Power	Ground reference for logic and I/O pins.
GND	L10	-	Power	Ground reference for logic and I/O pins.
GND	K10	-	Power	Ground reference for logic and I/O pins.
GND	J10	-	Power	Ground reference for logic and I/O pins.
GND	F10	-	Power	Ground reference for logic and I/O pins.
GND	F11	-	Power	Ground reference for logic and I/O pins.
GND	B6	-	Power	Ground reference for logic and I/O pins.
GND	F12	-	Power	Ground reference for logic and I/O pins.
GNDA	B5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDA	A5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDPHY	K4	I	TTL	GND of the Ethernet PHY
GNDPHY	C8	I	TTL	GND of the Ethernet PHY
GNDPHY	C9	I	TTL	GND of the Ethernet PHY

Table 17-6. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
LDO	E3	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
LEDO	J12	0	TTL	MII LED 0
LED1	J11	0	TTL	MII LED 1
MDIO	L9	I/O	TTL	MDIO of the Ethernet PHY
NC	B1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	В3	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	B2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A3	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	B4	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A4	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	M12	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	M6	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A11	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	B12	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	B11	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A12	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	D1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	D2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	C2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	C1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	K1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	K2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	M10	-	-	No connect. Leave the pin electrically unconnected/isolated.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
NC	K11	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	K12	-	-	No connect. Leave the pin electrically unconnected/isolated.
OSCO	L11	Ι	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	M11	0	Analog	Main oscillator crystal output.
PAO	L3	I/O	TTL	GPIO port A bit 0
PA1	M3	I/O	TTL	GPIO port A bit 1
PA2	M4	I/O	TTL	GPIO port A bit 2
PA3	L4	I/O	TTL	GPIO port A bit 3
PA4	L5	I/O	TTL	GPIO port A bit 4
PA5	M5	I/O	TTL	GPIO port A bit 5
PA6	L6	I/O	TTL	GPIO port A bit 6
PBO	E12	I/O	TTL	GPIO port B bit 0
PB1	D12	I/O	TTL	GPIO port B bit 1
PB2	C11	I/O	TTL	GPIO port B bit 2
PB3	C12	I/O	TTL	GPIO port B bit 3
PB4	A6	I/O	TTL	GPIO port B bit 4
PB5	B7	I/O	TTL	GPIO port B bit 5
PB6	A7	I/O	TTL	GPIO port B bit 6
PB7	A8	I/O	TTL	GPIO port B bit 7
PC0	A9	I/O	TTL	GPIO port C bit 0
PC1	B9	I/O	TTL	GPIO port C bit 1
PC2	B8	I/O	TTL	GPIO port C bit 2
PC3	A10	I/O	TTL	GPIO port C bit 3
PC4	L1	I/O	TTL	GPIO port C bit 4
PC5	M1	I/O	TTL	GPIO port C bit 5
PC6	M2	I/O	TTL	GPIO port C bit 6
PC7	L2	I/O	TTL	GPIO port C bit 7
PDO	G1	I/O	TTL	GPIO port D bit 0
PD1	G2	I/O	TTL	GPIO port D bit 1
PD2	H2	I/O	TTL	GPIO port D bit 2
PD3	H1	I/O	TTL	GPIO port D bit 3
PD4	E1	I/O	TTL	GPIO port D bit 4
PD5	E2	I/O	TTL	GPIO port D bit 5
PD6	F2	I/O	TTL	GPIO port D bit 6
PD7	F1	I/O	TTL	GPIO port D bit 7
PF0	M9	I/O	TTL	GPIO port F bit 0
PF1	H12	I/O	TTL	GPIO port F bit 1
PF2	J11	I/O	TTL	GPIO port F bit 2
PF3	J12	I/O	TTL	GPIO port F bit 3
PWMO	G1	0	TTL	PWM 0

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PWM1	G2	0	TTL	PWM 1
RST	H11	I	TTL	System reset input.
RXIN	L7	I	Analog	RXIN of the Ethernet PHY
RXIP	M7	I	Analog	RXIP of the Ethernet PHY
SSIOClk	M4	I/O	TTL	SSI module 0 clock
SSIOFss	L4	I/O	TTL	SSI module 0 frame
SSIORx	L5	I	TTL	SSI module 0 receive
SSIOTx	M5	0	TTL	SSI module 0 transmit
SWCLK	A9	I	TTL	JTAG/SWD CLK
SWDIO	B9	I/O	TTL	JTAG TMS and SWDIO
SWO	A10	0	TTL	JTAG TDO and SWO
TCK	A9	I	TTL	JTAG/SWD CLK
TDI	B8	I	TTL	JTAG TDI
TDO	A10	0	TTL	JTAG TDO and SWO
TMS	B9	I/O	TTL	JTAG TMS and SWDIO
TRST	A8	I	TTL	JTAG TRSTn
TXON	L8	0	Analog	TXON of the Ethernet PHY
TXOP	M8	0	Analog	TXOP of the Ethernet PHY
UORx	L3	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	M3	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
VCCPHY	C10	I	TTL	VCC of the Ethernet PHY
VCCPHY	D10	I	TTL	VCC of the Ethernet PHY
VCCPHY	D11	I	TTL	VCC of the Ethernet PHY
VDD	L12	-	Power	Positive supply for I/O and some logic.
VDD25	C3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	D3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	F3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	G3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD33	K7	-	Power	Positive supply for I/O and some logic.
VDD33	G12	-	Power	Positive supply for I/O and some logic.
VDD33	K8	-	Power	Positive supply for I/O and some logic.
VDD33	K9	-	Power	Positive supply for I/O and some logic.
VDD33	H10	-	Power	Positive supply for I/O and some logic.
VDD33	G10	-	Power	Positive supply for I/O and some logic.
VDD33	E10	-	Power	Positive supply for I/O and some logic.
VDD33	G11	-	Power	Positive supply for I/O and some logic.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VDDA	C6	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	C7	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
XTALNPHY	J1	0	TTL	XTALN of the Ethernet PHY
XTALPPHY	J2	I	TTL	XTALP of the Ethernet PHY

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	A7	I	Analog	Analog comparator 0 positive input
Comparators	C0-	A6	I	Analog	Analog comparator 0 negative input
	C0o	F1	0	TTL	Analog comparator 0 output
	C1+	M1	I	Analog	Analog comparator positive input
	C1-	B7	I	Analog	Analog comparator 1 negative input
	C2+	M2	I	Analog	Analog comparator positive input
	C2-	L2	I	Analog	Analog comparator 2 negative input
Ethernet PHY	ERBIAS	K3	I	Analog	12.4 KOhm resistor (1% precision) used internally for Ethernet PHY.
	GNDPHY	K4	I	TTL	GND of the Ethernet PHY
	GNDPHY	C8	I	TTL	GND of the Ethernet PHY
	GNDPHY	C9	I	TTL	GND of the Ethernet PHY
	LED0	J12	0	TTL	MII LED 0
	LED1	J11	0	TTL	MII LED 1
	MDIO	L9	I/O	TTL	MDIO of the Ethernet PHY
	RXIN	L7	I	Analog	RXIN of the Ethernet PHY
	RXIP	M7	I	Analog	RXIP of the Ethernet PHY
	TXON	L8	0	Analog	TXON of the Ethernet PHY
	TXOP	M8	0	Analog	TXOP of the Ethernet PHY
	VCCPHY	C10	I	TTL	VCC of the Ethernet PHY
	VCCPHY	D10	I	TTL	VCC of the Ethernet PHY
	VCCPHY	D11	I	TTL	VCC of the Ethernet PHY
	XTALNPHY	J1	0	TTL	XTALN of the Ethernet PHY
	XTALPPHY	J2	I	TTL	XTALP of the Ethernet PHY
General-Purpose	CCP0	E12	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	L6	I/O	TTL	Capture/Compare/PWM 1
	CCP2	D12	I/O	TTL	Capture/Compare/PWM 2
	CCP3	E1	I/O	TTL	Capture/Compare/PWM 3
JTAG/SWD/SWO	SWCLK	A9	I	TTL	JTAG/SWD CLK

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description	
	SWDIO	B9	I/O	TTL	JTAG TMS and SWDIO	
	SWO	A10	0	TTL	JTAG TDO and SWO	
	тск	A9	I	TTL	JTAG/SWD CLK	
	TDI	B8	I	TTL	JTAG TDI	
	TDO A10		0	TTL	TTL JTAG TDO and SWO	
	TMS	B9	I/O	TTL	JTAG TMS and SWDIO	
PWM	Fault	C12	I	TTL	PWM Fault	
	PWM0	G1	0	TTL	PWM 0	
	PWM1	G2	0	TTL	PWM 1	
Power	GND	C4	-	Power	Ground reference for logic and I/O pins.	
	GND	C5	-	Power	Ground reference for logic and I/O pins.	
	GND	H3	-	TypeTTLJTAG TMS anTTLJTAG TDO andTTLJTAG/SWD CTTLJTAG TDO andTTLJTAG TDO andTTLJTAG TDO andTTLJTAG TMS andTTLPWM FaultTTLPWM FaultTTLPWM 0TTLPWM 1PowerGround referePowerGround referePowerThe ground referePowerPowerPowerThe ground referePowerPowerPowerThe ground referePowerPositive supplincluding the pPowerPositive supplincl	Ground reference for logic and I/O pins.	
	GND	J3	-	Power	Ground reference for logic and I/O pins.	
	GND	K5	-	Power	Ground reference for logic and I/O pins.	
	GND	K6	-	Power	Ground reference for logic and I/O pins.	
	GND	L10	-	Power	Ground reference for logic and I/O pins.	
	GND	K10	-	Power	Ground reference for logic and I/O pins.	
	GND	J10	-	Power	Ground reference for logic and I/O pins.	
	GND	F10	-	Power	Ground reference for logic and I/O pins.	
	GND	F11	-	Power	Ground reference for logic and I/O pins.	
	GND	B6	-	Power	Ground reference for logic and I/O pins.	
	GND	F12	-	Power	Ground reference for logic and I/O pins.	
	gnda B5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.		
	GNDA	A5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.	
	LDO	requires an external capa GND of 1 μF or greater. T connected to the VDD25	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).			
	VDD	L12	-	Power	Positive supply for I/O and some logic.	
	VDD25	C3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
	VDD25	D3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
	VDD25	F3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
	VDD25	G3			Positive supply for most of the logic function, including the processor core and most peripherals.	
	VDD33	K7	-	Power	Positive supply for I/O and some logic.	
	VDD33	G12	-	Power	Positive supply for I/O and some logic.	

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description	
	VDD33	K8	-	Power	Positive supply for I/O and some logic.	
	VDD33	K9	-	Power	Positive supply for I/O and some logic.	
VDD33		H10	-	Power	Positive supply for I/O and some logic.	
	VDD33 G10		-	Power	Positive supply for I/O and some logic.	
	VDD33 E10		-	Power	Positive supply for I/O and some logic.	
VDD33		G11	-	Power	Positive supply for I/O and some logic.	
	VDDA	C6	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.	
	VDDA	C7	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.	
SSI	SSIOClk	M4	I/O	TTL	SSI module 0 clock	
	SSIOFss	L4	I/O	TTL	SSI module 0 frame	
	SSIORx	L5	I	TTL	SSI module 0 receive	
	SSIOTx	M5	0	TTL	SSI module 0 transmit	
System Control & Clocks	CMOD0	E11	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.	
	CMOD1	B10	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.	
	OSC0	L11	I	Analog	Main oscillator crystal input or an external clock reference input.	
	OSC1	M11	0	Analog	Main oscillator crystal output.	
	RST	H11	I	TTL	System reset input.	
	TRST	A8	I	TTL	JTAG TRSTn	
UART	UORx	L3	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.	
	UOTx	M3	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.	

Table 17-8. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	L3	UORx	
PA1	M3	UOTx	
PA2	M4	SSIOClk	
PA3	L4	SSIOFss	
PA4	L5	SSIORx	
PA5	M5	SSIOTx	
PA6	L6	CCP1	
PBO	E12	CCP0	
PB1	D12	CCP2	
PB2	C11		

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PB3	C12	Fault	
PB4	A6	C0-	
PB5	B7	C1-	
PB6	A7	C0+	
PB7	A8	TRST	
PC0	A9	TCK	SWCLK
PC1	B9	TMS	SWDIO
PC2	B8	TDI	
PC3	A10	TDO	SWO
PC4	L1		
PC5	M1	C1+	
PC6	M2	C2+	
PC7	L2	C2-	
PDO	G1	PWM0	
PD1	G2	PWM1	
PD2	H2		
PD3	H1		
PD4	E1	CCP3	
PD5	E2		
PD6	F2		
PD7	F1	C0o	
PFO	M9		
PF1	H12		
PF2	J11	LED1	
PF3	J12	LED0	

18 Operating Characteristics

Table 18-1. Temperature Characteristics

Characteristic ^a	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C
Extended operating temperature range	T _A	-40 to +105	°C

a. Maximum storage temperature is 150°C.

Table 18-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ_{JA}	34	°C/W
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \cdot \Theta_{JA})$	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

19 Electrical Characteristics

19.1 DC Characteristics

19.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 19-1.	Maximum	Ratings
-------------	---------	---------

Characteristic	Symbol	Value		Unit
ä		Min	Max	
I/O supply voltage (V _{DD})	V _{DD}	0	4	V
Core supply voltage (V _{DD25})	V _{DD25}	0	3	V
Analog supply voltage (V _{DDA})	V _{DDA}	0	4	V
Ethernet PHY supply voltage (V_{CCPHY})	V _{CCPHY}	0	4	V
Input voltage	V _{IN}	-0.3	5.5	V
Maximum current per output pins	I	-	25	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

19.1.2 Recommended DC Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	I/O supply voltage	3.0	3.3	3.6	V
V _{DD25}	Core supply voltage	2.25	2.5	2.75	V
V _{DDA}	Analog supply voltage	3.0	3.3	3.6	V
V _{CCPHY}	Ethernet PHY supply voltage	3.0	3.3	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V

Table 19-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{OH} ^a	High-level output voltage	2.4	-	-	V
V _{OL} ^a	Low-level output voltage	-	-	0.4	V
I _{ОН}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I _{OL}	Low-level sink current, V _{OL} =0.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

a. V_{OL} and V_{OH} shift to 1.2 V when using high-current GPIOs.

19.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	2.5	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

Table 19-3. LDO Regulator	r Characteristics
---------------------------	-------------------

19.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- V_{DD25} = 2.50 V
- V_{DDA} = 3.3 V
- V_{DDPHY} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

Parameter	Parameter Name	Conditions	3.3 V V _{DD} , V _{DDA} , V _{DDPHY}		2.5	V V _{DD25}	Unit	
			Nom	Max	Nom	Max		
I _{DD_RUN}	Run mode 1 (Flash	V _{DD25} = 2.50 V	48	pending ^a	64	pending ^a	mA	
	loop)	Code= while(1){} executed in Flash						
		Peripherals = All ON						
		System Clock = 25 MHz (with PLL)						
	Run mode 2 (Flash	V _{DD25} = 2.50 V	5	pending ^a	33	pending ^a	mA	
	loop)	Code= while(1){} executed in Flash						
		Peripherals = All OFF						
		System Clock = 25 MHz (with PLL)						
	Run mode 1 (SRAM	V _{DD25} = 2.50 V	48 pending ^a	pending ^a	56	pending ^a	mA	
	loop)	Code= while(1){} executed in SRAM						
		Peripherals = All ON						
		System Clock = 25 MHz (with PLL)						
	Run mode 2 (SRAM	V _{DD25} = 2.50 V	5	pending ^a	26	pending ^a	mA	
	loop)	Code= while(1){} executed in SRAM						
		Peripherals = All OFF						
		System Clock = 25 MHz (with PLL)						
I _{DD_SLEEP}	Sleep mode	V _{DD25} = 2.50 V	5	pending ^a	12	pending ^a	mA	
		Peripherals = All OFF						
		System Clock = 25 MHz (with PLL)						
I _{DD_DEEPSLEEP}	Deep-Sleep mode	LDO = 2.25 V	4.6	pending ^a	0.21	pending ^a	mA	
		Peripherals = All OFF						
		System Clock = IOSC30KHZ/64						

a. Pending characterization completion.

19.1.5 Flash Memory Characteristics

Table 19-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C (industrial) or 105°C (extended)	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

19.2 AC Characteristics

19.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 19-1. Load Conditions



19.2.2 Clocks

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	400	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 19-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC}	Internal 12 MHz oscillator frequency	8.4	12	15.6	MHz
f _{IOSC30KHZ}	Internal 30 KHz oscillator frequency	21	30	39	KHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode)	0	-	25	MHz
f _{system_clock}	System clock	0	-	25	MHz

Table 19-8. Crystal Characteristics

Parameter Name		Value					
Frequency	8	6	4	3.5	MHz		
Frequency tolerance	±50	±50	±50	±50	ppm		
Aging	±5	±5	±5	±5	ppm/yr		
Oscillation mode	Parallel	Parallel	Parallel	Parallel	-		
Temperature stability (-40°C to 85°C)	±25	±25	±25	±25	ppm		
Temperature stability (-40°C to 105°C)	±25	±25	±25	±25	ppm		

Parameter Name		Va	lue		Units
Motional capacitance (typ)	27.8	37.0	55.6	63.5	pF
Motional inductance (typ)	14.3	19.1	28.6	32.7	mH
Equivalent series resistance (max)	120	160	200	220	Ω
Shunt capacitance (max)	10	10	10	10	pF
Load capacitance (typ)	16	16	16	16	pF
Drive level (typ)	100	100	100	100	μW

19.2.3 Analog Comparator

Table 19-9. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{OS}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 19-10. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
R _{HR}	Resolution high range	-	V _{DD} /32	-	LSB
R _{LR}	Resolution low range	-	V _{DD} /24	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

19.2.4 Ethernet Controller

Parameter Name	Min	Nom	Max	Unit
Peak output amplitude	950	-	1050	mVpk
Output amplitude symmetry	0.98	-	1.02	mVpk
Output overshoot	-	-	5	%
Rise/Fall time	3	-	5	ns
Rise/Fall time imbalance	-	-	500	ps
Duty cycle distortion	-	-	-	ps
Jitter	-	-	1.4	ns

a. Measured at the line side of the transformer.

Table 19-12. 100BASE-TX Transmitter Characteristics (informative)^a

Parameter Name	Min	Nom	Мах	Unit
Return loss	16	-	-	dB
Open-circuit inductance	350	-	-	μs

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Parameter Name	Min	Nom	Max	Unit
Signal detect assertion threshold	600	700		mVppd
Signal detect de-assertion threshold	350	425	-	mVppd
Differential input resistance	20	-	-	kΩ
Jitter tolerance (pk-pk)	4	-	-	ns
Baseline wander tracking	-75	-	+75	%
Signal detect assertion time	-	-	1000	μs
Signal detect de-assertion time	-	-	4	μs

Table 19-13. 100BASE-TX Receiver Characteristics

Table 19-14. 10BASE-T Transmitter Characteristics^a

Parameter Name	Min	Nom	Мах	Unit
Peak differential output signal	2.2	-	2.8	V
Harmonic content	27	-	-	dB
Link pulse width	-	100	-	ns
Start-of-idle pulse width	-	300	-	ns
		350		

a. The Manchester-encoded data pulses, the link pulse and the start-of-idle pulse are tested against the templates and using the procedures found in Clause 14 of *IEEE 802.3*.

Table 19-15. 10BASE-T Transmitter Characteristics (informative)^a

Parameter Name	Min	Nom	Max	Unit
Output return loss	15	-	-	dB
Output impedance balance	29-17log(f/10)	-	-	dB
Peak common-mode output voltage	-	-	50	mV
Common-mode rejection	-	-	100	mV
Common-mode rejection jitter	-	-	1	ns

a. The specifications in this table are included for information only. They are mainly a function of the external transformer and termination resistors used for measurements.

Table 19-16. 10BASE-T Receiver Characteristics

Parameter Name	Min	Nom	Мах	Unit
DLL phase acquisition time	-	10	-	BT
Jitter tolerance (pk-pk)	30	-	-	ns
Input squelched threshold	500	600	700	mVppd
Input unsquelched threshold	275	350	425	mVppd
Differential input resistance	-	20	-	kΩ
Bit error ratio	-	10 ⁻¹⁰	-	-
Common-mode rejection	25	-	-	V

Table 19-17. Isolation Transformers^a

Name	Value	Condition			
Turns ratio	1 CT : 1 CT	+/- 5%			
Open-circuit inductance	350 uH (min)	@ 10 mV, 10 kHz			

Name	Value	Condition
Leakage inductance	0.40 uH (max)	@ 1 MHz (min)
Inter-winding capacitance	25 pF (max)	
DC resistance	0.9 Ohm (max)	
Insertion loss	0.4 dB (typ)	0-65 MHz
HIPOT	1500	Vrms

a. Two simple 1:1 isolation transformers are required at the line interface. Transformers with integrated common-mode chokes are recommended for exceeding FCC requirements. This table gives the recommended line transformer characteristics.


Note: The 100Base-TX amplitude specifications assume a transformer loss of 0.4 dB. For the transmit line transformer with higher insertion losses, up to 1.2 dB of insertion loss can be compensated by selecting the appropriate setting in the Transmit Amplitude Selection (TXO) bits in the **MR19** register.

Table 19-18. Ethernet Reference Crystal^a

Name	Value	Condition
Frequency	25.00000	MHz
Frequency tolerance	±50	PPM
Aging	±2	PPM/yr
Temperature stability (-40° to 85°)	±5	PPM
Temperature stability (-40° to 105°)	±5	PPM
Oscillation mode	Parallel resonance, fundamental mode	
Parameters at 25° C ±2° C; Drive level = 0.5 mW		
Drive level (typ)	50-100	μW
Shunt capacitance (max)	10	pF
Motional capacitance (min)	10	fF
Serious resistance (max)	60	Ω
Spurious response (max)	> 5 dB below main within 500 kHz	

a. If the internal crystal oscillator is used, select a crystal with the following characteristics.

Figure 19-2. External XTLP Oscillator Characteristics



Parameter Name	Symbol	Min	Nom	Max	Unit
XTLN Input Low Voltage	XTLN _{ILV}	-	-	0.8	-
XTLP Frequency ^a	XTLP _f	-	25.0	-	-
XTLP Period ^b	T _{clkper}	-	40	-	-
XTLP Duty Cycle	XTLP _{DC}	40	-	60	%
		40		60	
Rise/Fall Time	T _r , T _f	-	-	4.0	ns
Absolute Jitter		-	-	0.1	ns

Table 19-19. External XTLP Oscillator Characteristics

a. IEEE 802.3 frequency tolerance ±50 ppm.


b. IEEE 802.3 frequency tolerance ± 50 ppm.


19.2.5 Synchronous Serial Interface (SSI)

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	1/2	-	t clk_per
S3	t _{clk_low}	SSIC1k low time	-	1/2	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns


Table 19-20. SSI Characteristics


Figure 19-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement












19.2.6 JTAG and Boundary Scan

Table 19-21. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f _{тск}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J4	t _{тск_нідн}	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	тск fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
-		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO_DVZ}		4-mA drive		7	9	ns
-		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Figure 19-6. JTAG Test Clock Input Timing









Figure 19-8. JTAG TRST Timing



19.2.7 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

Table 19-22. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Max	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $V_{\text{DD}})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

19.2.8 Reset

Table 19-23. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V_{TH}	Reset threshold	-	2.0	-	V

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	6	-	11	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	0	-	1	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	0	-	1	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset ^a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)	-	-	100	ms
R11	T _{MIN}	Minimum RST pulse width	2	-	-	μs

a. 20 * t _{MOSC_per}

Figure 19-9. External Reset Timing (RST)




Figure 19-10. Power-On Reset Timing




Figure 19-11. Brown-Out Reset Timing




Figure 19-12. Software Reset Timing






Figure 19-13. Watchdog Reset Timing



20 Package Information

Figure 20-1. 100-Pin LQFP Package




Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

Body +2.00 mm	Footprint, 1.4 mm	package thickness
Symbols	Leads	100L
A	Max.	1.60
A ₁	-	0.05 Min./0.15 Max.
A ₂	±0.05	1.40
D	±0.20	16.00
D ₁	±0.05	14.00
E	±0.20	16.00
E ₁	±0.05	14.00
L	+0.15/-0.10	0.60
е	Basic	0.50
b	+0.05	0.22
θ	-	0°-7°
ddd	Max.	0.08
CCC	Max.	0.08
JEDEC Refer	ence Drawing	MS-026
Variation I	Designator	BED

Figure 20-2. 108-Ball BGA Package



Note: The following notes apply to the package drawing.

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
- 3. 'M' REPRESENTS THE BASIC SOLDER BALL MATRIX SIZE. AND SYMBOL 'N' IS THE NUMBER OF BALLS AFTER DEPOPULATING.
- (b' IS MEASURABLE AT THE MAXIMUM SOLDER BALL DIAMETER AFTER REFLOW PARALLEL TO PRIMARY DAIUM C.
- ⚠ DIMENSION 'ccc' IS MEASURED PARALLEL TO PRIMARY DATUM C.
- A PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 7. PACKAGE SURFACE SHALL BE MATTE FINISH CHARMILLES 24 TO 27.
- 8. SUBSTRATE MATERIAL BASE IS BT RESIN.
- 9. THE OVERALL PACKAGE THICKNESS "A" ALREADY CONSIDERS COLLAPSE BALLS
- 10. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.

 \bigwedge except dimension b.

Symbols	MIN	NOM	MAX
А	1.22	1.36	1.50
A1	0.29	0.34	0.39
A3	0.65	0.70	0.75
С	0.28	0.32	0.36
D	9.85	10.00	10.15
D1	8	.80 BS	С
Е	9.85	10.00	10.15
E1	8	.80 BS	С
b	0.43	0.48	0.53
bbb		.20	
ddd		.12	
е	0	.80 BS	С
f	-	0.60	-
М		12	
n		108	
REF: J	EDEC	; MO-2	19F

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 281 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
                               This is the raw data intended for the device, which is formatted in
Data
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 455).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

04	00	00	00	07	00	05	04	00	00	04		40	40	47	40
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22	21	20 4	19 3	18 2	17 1	16 0
			12	11	10	9	0		6	5	4	3	2	1	0
-															
	400F.E000		4												
DID0, type	e RO, offse		set -					1			01.0				
		VER									CL/				
PROPOTI		- 6 1 0- 1		JOR							IVIIN	IOR			
PBORCIL	L, type R/W	, onset uxt	J30, reset u	XUUUU./FFI				1							
														DODIOD	
I DODCTI	tune DAM	offe et Ov0	24											BORIOR	
LDOPCIL	L, type R/W,	onset uxu	134, reset 0.												
													ADJ		
	DO affect	0.050	at 0×0000 0	000								v/	4DJ		
RIS, type	RO, offset	uxusu, res	et 0x0000.0					1							
														DODDIO	
INC to	DAM - #	0.051	ant 0x 0000	0000					PLLLRIS					BORRIS	
iwic, type	R/W, offset	0x054, re	set uxuuu0.	0000											
									DITIM					PODIM	
MISC how	B/M/40 -	ffoot 0-05	9 rooct 0-0						PLLLIM					BORIM	
мізс, тур	oe R/W1C, o	iiset 0x05	o, reset uxu	000.0000											
									DILLANC					POPMIC	
DESC +	DO DAM off	of Over	raaat						PLLLMIS					BORMIS	
RESC, TYP	pe R/W, offs	et uxu5C,	reset -												
										100	CINI	MDT	DOD	DOD	EVT
DCC from	DAM offer	4.0×000	a at 0x0705	2404						LDO	SW	WDT	BOR	POR	EXT
RCC, type	e R/W, offse	t UXU60, re	eset uxu/oc			CVC									
		PWRDN		ACG BYPASS		515	SDIV	TAL	USESYSDIV	000	USEPWMDIV		PWMDIV	IOSCDIS	MOCODIC
DULCEC	fume DO. et			BTPASS			~	AL		030	JORU			1030015	WOSCDIS
PLLCFG,	type RO, of	iset 0x064	, reset -												
						F							R		
BCC2 hr	no P/W offe	of 0x070	raaat 0x079	0 2940		г							ĸ		
USERCC2	pe R/W, offs	et 0x070, 1	reset 0x0/0	0.2010	eve	DIV2									
USERCUZ		PWRDN2		DVDASS2		DIVZ				0808800					
	(CEG him-			BYPASS2						OSCSRC2					
DOLPCLK	<cfg, td="" type<=""><td>rt/w, onse</td><td>t UX 144, Fes</td><td>Set UXU/80.</td><td></td><td>/ORIDE</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></cfg,>	rt/w, onse	t UX 144, Fes	Set UXU/80.		/ORIDE									
					DSDIV	ORIDE			-	OSOSCSR					
	o PO offer	0.0004 ==	sot						L	-30303K	J				
ыыт, туре	e RO, offse		301 -	1	-	^ M		1				TNO			
	PINCOUNT	ER			F	AM			TEMP			(G	ROHS	0	IAL
			of OxOOSE	015							Pr	10	RUND	QL	
ьсо, туре	e RO, offset	0X000, res					004	MSZ							
								SHSZ							
DC1 ##	e RO, offset	0x010	of 0x0010 -	7095			FLA	51102							
вот, туре	e RO, onset	0X010, res	Set 0x0010.	095							D\A/N4				
	MINO	YSDIV						MPU			PWM PLL	WDT	SWO	SWD	JTAG
DC2 4/m-			of 0x0707 (0011							FLL		300	300	JIAG
DC2, type	e RO, offset	UXU 14, FES	Set 0X0/0/.		COMPO	COMPI	COMPO						TIMEDO		TIMEDO
					COMP2	COMP1	COMP0				0010		TIMER2	TIMER1	TIMER0
DOD /	. DO	0042									SSI0				UART0
	e RO, offset	UXU18, res	set ux8F00.		0055	005	0055								
32KHZ		005: 115	001/001-0	CCP3	CCP2	CCP1	CCP0	005:115	001					DIAM	DV
PWMFAULT		C2PLUS	C2MINUS		C1PLUS	C1MINUS	C00	COPLUS	COMINUS					PWM1	PWM0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ОС4, туре	e RO, offset	UXU1C, res		007F											
	EPHY0		EMAC0						GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
BCCC0 +	type R/W, of	foot 0x100	rooot 0x0	000040					GFIOG	GFIOF	GFIDE	GFIOD	GFIOC	GFIOB	GFIUA
KCGC0, 1	type R/w, of	ISEL UX IOU	, reset oxot	000040							PWM				
											F VVIVI	WDT			
SCGC0, t	type R/W, of	fset 0x110.	reset 0x00	000040											
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,										PWM				
												WDT			
DCGC0. t	type R/W, of	fset 0x120	. reset 0x0(000040								I			
	. ,		, 								PWM				
												WDT			
RCGC1, t	type R/W, of	fset 0x104	, reset 0x00	000000								1			
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
											SSI0				UART0
SCGC1, t	type R/W, of	fset 0x114,	reset 0x00	000000											
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
											SSI0				UART0
DCGC1, t	type R/W, of	fset 0x124	, reset 0x00	000000											
					COMP2	COMP1	COMP0						TIMER2	TIMER1	TIMER0
											SSI0				UART0
RCGC2, t	type R/W, of	fset 0x108	, reset 0x00	000000											
	EPHY0		EMAC0												
									GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, t	type R/W, of	fset 0x118,	reset 0x00	000000											
	EPHY0		EMAC0												
									GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, t	type R/W, of	fset 0x128		000000											
	EPHY0		EMAC0												
									GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, t	type R/W, of	fset 0x040,	reset 0x00	000000											
											PWM				
												WDT			
SRCR1, t	type R/W, of	lset 0x044,	reset 0x00	000000											
					COMP2	COMP1	COMP0				0010		TIMER2	TIMER1	TIMER0
SPCP2 4		feat Avada	rosot Out	000000							SSI0				UART0
3R6R2, Î	EPHY0	isel 0X048,	EMAC0												
	CFHTU		EIVIACU						GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Interne	Marria								01100		STICE		01100	01100	SHUA
	al Memory		Control	04444											
	Registers 400F.D000		Control	Unset)											
	e R/W, offse		set 0x0000	0000											
, we, typ	e raw, onse	. 0.000, re	381 020000												
							OFF	SET							
FMD typ	e R/W, offse	t 0x004 re	set 0x0000	.0000			011								
. mo, typ							DA	TA							
								TA							
FMC. tvp	e R/W, offse	t 0x008. re	set 0x0000	.0000			Dr								
							WR	KEY							
												СОМТ	MERASE	ERASE	WRITE

31	20	29	20	27	26	25	24	23	22	21	20	19	10	17	16
15	30 14	13	28 12	11	10	25 9	24 8	7	6	21 5	20	3	18	17	16 0
	ype RO, offs				10	Ŭ	Ŭ		v	Ű	-	l ů	-		v
	, po 110, one														
														PRIS	ARIS
FCIM, typ	pe R/W, offse	et 0x010, r	eset 0x0000	0.0000				1				1			
														PMASK	AMAS
FCMISC,	type R/W1C	, offset 0x	014, reset (x0000.000	0										
														PMISC	AMIS
Interna	al Memory	/													
Flash I	Registers	(Syster	n Contro	ol Offset	t)										
Base 0x	400F.E000														
USECRL	, type R/W, o	ffset 0x14	0, reset 0x1	18											
											U	SEC			
FMPRE0	, type R/W, o	ffset 0x13	0 and 0x20	0, reset 0x	FFFF.FFFF										
								ENABLE							
							READ_	ENABLE							
FMPPE0,	, type R/W, o	ffset 0x13	4 and 0x40	0, reset 0x	FFFF.FFFF										
								ENABLE							
							PROG_	ENABLE							
	BG, type R/V	V, offset 0	x1D0, reset	0xFFFF.FI	FFE										
NW								DATA							
						Di	ATA							DBG1	DBG0
	EG0, type R/	W, offset (0x1E0, rese	t 0xFFFF.F	FFF			D 4 T 4							
NW								DATA							
		W offerst	W454 maga				0.	ATA							
NW	EG1, type R/	w, onset t	JX1E4, rese		TFF			DATA							
INVV							D	ATA							
FMPRF1	, type R/W, o	ffset 0x20	4 reset 0x(000 0000											
	, type 1011, 0	11361 0720	4, 16361 UX				READ	ENABLE							
								ENABLE							
FMPRF2	, type R/W, o	ffset 0x20	8 reset 0x(000 0000											
	, type tert, e	11001 0720	0, 10001 0X				READ	ENABLE							
								ENABLE							
FMPRE3	, type R/W, o	ffset 0x20	C, reset 0x	0000.0000				-							
	,-						READ	ENABLE							
								ENABLE							
		ffset 0x40	4, reset 0x0	0000.0000											
FMPPE1,	, type R/W, o						PROG_	ENABLE							
FMPPE1,	, type R/W, o							ENABLE							
FMPPE1,	, type R/W, o						PRUG	LIN IDEL							
	, type R/W, o , type R/W, o	ffset 0x40	8, reset 0x0	0000.0000			PROG_								
		ffset 0x40	8, reset 0x0	0000.0000											
		ffset 0x40	8, reset OxC	0000.0000			PROG_	-							
FMPPE2,							PROG_	ENABLE							
FMPPE2,	, type R/W, o						PROG_ PROG_	ENABLE							

24	20	20	20	07	26	25	24	22	22	21	20	10	10	17	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	16 0
						Ŭ	Ū		•	Ű			_		Ŭ
GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol GPIO Pol	rt A base: rt B base: rt C base: rt D base: rt E base: rt F base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4 0x4002.5	5000 5000 7000 4000 5000	(GPIOS)											
GPIODATA	A, type R/M	/, offset 0x	:000, reset (0x0000.000	ס										
											DA	ATA			
GPIODIR,	type R/W,	offset 0x40	00, reset 0x	0000.0000								IR			
GPIOIS. tv	pe R/W. of	fset 0x404	, reset 0x00	00.0000				1							
			,									s			
GPIOIBE,	type R/W, o	offset 0x40)8, reset 0x(0000.0000				1							
											IE	BE			
GPIOIEV, t	ype R/W, c	offset 0x40	C, reset 0x	0000.0000		_			_				_		
											IE	V			
GPIOIM, ty	/pe R/W, of	ffset 0x410), reset 0x00	000.0000											
											IN	ΛE			
GPIORIS,	type RO, o	ffset 0x414	4, reset 0x0	000.0000											
												IS			
GRIOMIS	tuno PO o	ffect 0x41	8, reset 0x0									10			
GFIONIS,	type KO, d	inset ux4 i	o, reset uxu												
											M	l IIS			
GPIOICR.	type W1C.	offset 0x4	1C, reset 0	×0000.0000				1							
	 ,		,												
											1	C			
GPIOAFS	EL, type R/	W, offset 0)x420, reset	i -				1							
											AF	SEL			
GPIODR2	R, type R/V	V, offset 0x	(500, reset (0x0000.00F	F										
											DF	RV2			
GPIODR4	R, type R/V	V, offset 0x	(504, reset (0x0000.000	0										
											DF	RV4			
GPIODR8	k, type R/V	v, offset 0x	(508, reset (UX0000.000	U										
												 RV8			
GRICODR		offect Ove	50C, reset 0	×0000 0000							DF				
SI IOODR	, ype it/w,	Shiset UX3	Joo, reset 0												
											0	 DE			
GPIOPUP	type R/W	offset 0x5	i10, reset -					1			0				
J	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,												
											PI	JE			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPDR,	type R/W, o	offset 0x51	14, reset 0x	<0000.0000				1							
											P	DE			
GPIOSLR, 1	type R/W, o	offset 0x51	l8, reset 0x	0000.0000				1							
											S	RL			
GPIODEN,	type R/W, o	offset 0x51	1C, reset -												
											D	EN			
GPIOLOCK	K, type R/W	, offset 0x	520, reset (0x0000.000	1										
							LC	CK							
							LC	CK							
GPIOCR, ty	/pe -, offse	t 0x524, re	eset -												
											C	R			
GPIOPeripl	hID4, type	RO, offset	0xFD0, res	set 0x0000.	0000										
											PI	D4			
GPIOPeripl	hID5, type	RO, offset	0xFD4, res	set 0x0000.	0000										
											PI	D5			
GPIOPeripl	hID6, type	RO, offset	0xFD8, res	set 0x0000.	0000										
											PI	D6			
GPIOPeripl	hID7, type	RO, offset	0xFDC, res	set 0x0000.	.0000										
											PI	D7			
GPIOPeripl	hID0, type	RO, offset	0xFE0, res	set 0x0000.	0061							1			
		DO - H 4	0								PI	D0			
GPIOPeripi	niD1, type	RO, offset	0xFE4, res	set 0x0000.	0000			1							
												 D1			
CDIODerini		DO affaat	0	at 0×0000	0049						PI	וט			
GPIOPeripi	niD2, type	RO, offset	UXFE8, res	set 0x0000.	0018										
											DI	 D2			
GPIOParin	hID3 type	PO offect		set 0x0000.	0001							02			
GFIOFEIIpi	nib3, type	NO, UISEL	UXI LO, IE												
											PI	 D3			
GPIOPCelli	ID0. type R	O, offset 0)xFF0, rese	et 0x0000.00	00D			1				-			
	_ 0, 0, po K	_,													
											CI	D0			
GPIOPCelli	ID1, type R	O, offset 0)xFF4. rese	et 0x0000.00	0F0			1				-			
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	,		-										
											CI	D1			
GPIOPCellI	ID2, type R	O, offset 0)xFF8, rese	et 0x0000.00	005			1							
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	.,		-										
											CI	D2			
	ID3. type R	O. offset 0)xFFC. rese	et 0x0000 0	0B1			1							
GPIOPCellI		- ,										1			
GPIOPCellI															

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	al-Purpos		S												
Timer1 b	base: 0x400 base: 0x400 base: 0x400	03.1000													
GPTMCF	G, type R/W	, offset 0x0	00, reset 0:	x0000.000	0										
														GPTMCFG	
GPTMTA	MR, type R/\	N, offset 0>	k004, reset	0x0000.00	000										
												TAAMS	TACMR	TA	MR
GPTMTB	MR, type R/	N, offset 0	k008, reset	0x0000.00	000			1							
												TBAMS	TBCMR	тр	MR
GREMOT	L, type R/W,	offect 0x0	0C rosot 0	~0000 000	0							I BAIVIS	IBCINK		MIK
GFTMCT	с, туре к/чч,	Unset 0x0	uc, reset u	x0000.000											
	TBPWML	TBOTE		TBE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN
GPTMIM	R, type R/W,	offset 0x0	18, reset 0x		0			1							
					CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ
GPTMRIS	S, type RO, c	offset 0x01	C, reset 0x(0000.0000											
					CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMI	S, type RO, o	offset 0x02	0, reset 0x()000.0000											
					005140	0014140	TRTOMIC					DTOMO	045140	041440	TATOMIO
CRTMICE	R, type W1C,	offect 0x0	24 reset 0	×0000 000	CBEMIS	CBIVIIVIIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATUMIS
GFTMIO	type wro.	UNSEL UND	24, 16361 0	10000.000											
					CBECINT	CBMCINT	TBTOCINT					RTCCINT	CAECINT	CAMCINT	TATOCINT
GPTMTA	ILR, type R/\	N, offset 0	(028, reset	0x0000.FI	FFF (16-bit	mode) and	0xFFFF.FF	FF (32-bit	mode)						
							TAI	LRH							
							TAI	LRL							
GPTMTB	ILR, type R/	W, offset 0	x02C, reset	0x0000.F	FFF										
							TBI	LRL							
GPTMTA	MATCHR, ty	pe R/W, off	iset 0x030,	reset 0x0	000.FFFF (1	6-bit mode			2-bit mode)						
								/RH							
COTMTO	MATCUD		Fact 0x024				IAN	/IRL							
GFIMID	MATCHR, ty	pe R/w, 01	1501 0x034,	Teset 0x0	000.FFFF										
							TBN	l //RL							
GPTMTA	PR, type R/V	V, offset 0x	038, reset	0x0000.00	00										
		-													
											TAF	PSR			
GPTMTB	PR, type R/V	V, offset 0x	03C, reset	0x0000.00	000										
											TBI	PSR			
GPTMTA	PMR, type R	/W, offset	0x040, rese	t 0x0000.0	0000										
ODTHES	DMD toma 7	MAL 64	040.44	4.0.00000	0000						IAP	SMR			
GPIMIB	PMR, type R	avv, offset	uxu44, rese	π υχυυυ .	0000										
											TRP	SMR			
											וטי				

24	20	20	20	07	26	25	24	00	22	01	20	10	10	17	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17	16 0
			48, reset 0x							5			-	'	v
	·, · , ·,		,		(,		ARH	,						
								ARL							
GPTMTBR	R, type RO,	offset 0x0	4C, reset 0	x0000.FFFF	-										
							TE	BRL				•			
	log Time														
WDTLOAD	D, type R/V	V, offset 0x	000, reset 0	xFFFF.FFF	F										
							WD	FLoad							
							WD	FLoad							
WDTVALU	JE, type R0	D, offset 0x	:004, reset (xFFFF.FFF	F										
								Value							
							WD1	Value							
WDTCTL,	type R/W,	offset 0x00	08, reset 0x	0000.0000											
														RESEN	INTEN
	type WO /	offset 0x00	C reset -											INLOEN	INTER
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		-,				WD	FIntClr							
								FIntClr							
WDTRIS, t	type RO, o	ffset 0x010), reset 0x00	000.000											
															WDTRI
WDTMIS, 1	type RO, o	ffset 0x014	4, reset 0x0	000.0000											
															WDTM
WDTTEST	Γ, type R/W	, offset 0x4	118, reset 0	x0000.0000				1							
							STALL								
		V offect Ox	C00, reset (0		STALL								
IID I LOOI	i, iype iai	, onset ox	.000, 18361				WD.	TLock							
								TLock							
WDTPerip	ohID4, type	RO, offset	t 0xFD0, res	et 0x0000.	0000										
											P	ID4			
WDTPerip	ohID5, type	RO, offset	t 0xFD4, res	et 0x0000.	0000							- -			
											P	ID5			
WDTPerip	ohID6, type	RO, offset	t 0xFD8, res	et 0x0000.	0000			1				1			
											P	ID6			
WDTPerip	hID7. type	RO. offset	t 0xFDC, res	et 0x0000.	.0000										
											P	ID7			
WDTPerip	ohID0, type	RO, offset	t 0xFE0, res	et 0x0000.	0005										
											Р	ID0			
WDTPerip	ohID1, type	RO, offset	t 0xFE4, res	et 0x0000.	0018										
											P	ID1			
WDTPerip	ohID2, type	RO, offset	t 0xFE8, res	et 0x0000.	0018										
											P	ID2			

31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	phID3, type I	-				3	0	,	0	5	4	5	2	1	0
	pin20, type i	(0, 01100)													
											PI	D3			
WDTPCe	IIID0, type R	O, offset ()xFF0, rese	t 0x0000.00	00D			1							
											CI	D0			
WDTPCe	IIID1, type R	O, offset ()xFF4, rese	t 0x0000.00)F0										
											CI	D1			
WDTPCe	IIID2, type R	O, offset ()xFF8, rese	t 0x0000.00	005										
											0				
WDTDCal	IIID2 from D	0		4.0+0000.0	0.004						CI	D2			
WDIPCe	IIID3, type R	U, offset (JXFFC, rese		UB1										
											CI	 D3			
Univor	sal Asyno	hrono	IS Possi		nemitter		Te)	1			01				
	base: 0x400		is Necel	vers/ma	isinitter	5 (UAR	13)								
	, type R/W, o		0, reset 0x	0000.0000											
				OE	BE	PE	FE				DA	TA			
UARTRS	R/UARTECR	, type RO	, offset 0x0	04, reset 0x	<0000.0000										
												OE	BE	PE	FE
UARTRS	R/UARTECR	, type WO	, offset 0x0	004, reset 0	x0000.0000)									
											DA	TA			
UARTFR,	, type RO, of	fset 0x018	3, reset 0x0	000.0090											
								TXFE	RXFF	TXFF	RXFE	BUSY			
	R, type R/W,	offect Ox	020 rosot 0		n				KAFF	IAFF	RAFE	6031			
UANTEP	R, type R/W,	UNSEL UX	020, Teset 0												
											ILPD	l VSR			
UARTIBR	D, type R/W	, offset 0x	024, reset (ux0000.000	0										
							DIV	/INT							
UARTFB	RD, type R/W	l, offset 0	x028, reset	0x0000.00	00										
												DIVE	RAC		
UARTLC	RH, type R/W	l, offset 0	x02C, reset	0x0000.00	00										
								0.000		EN1		OTES	500	DEVI	DD''
HADTOT	6 m - D.11		20					SPS	W	LEN	FEN	STP2	EPS	PEN	BRK
UARTCT	L, type R/W,	onset UXC	50, reset 0	x0000.0300											
						RXE	TXE	LBE					SIRLP	SIREN	UARTEN
UARTIFL	S, type R/W,	offset 0x	034, reset 0	x0000.0012	2							l			
	.,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
											RXIFLSEL			TXIFLSEL	
UARTIM,	type R/W, of	fset 0x03	8, reset 0x0	0000.0000											
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS	, type RO, o	ffset 0x03	C, reset 0x	0000.000F											
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				

31	20	29	28	27	26	25	24	23	22	21	20	19	10	17	16
15	30 14	13	12	11	10	23 9	8	7	6	5	4	3	18	1	0
UARTMIS, t						-	-		-	-	-	-			-
	,														
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
JARTICR, t	ype W1C,	offset 0x0	44, reset 0	x0000.0000)			1				1			
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPeripl	hID4, type	RO, offse	t 0xFD0, re	set 0x0000	0.0000				-	-					_
											PI	D4			
UARTPeripl	hID5, type	RO, offse	t 0xFD4, re	set 0x0000	0.0000										
												D5			
JARTPeripl		PO offeo		eot 0x0000	0000						FI	D5			
JANTPenpi	пьо, туре	RO, Olise	t uni do, ie												
											PI	l D6			
JARTPeripl	hID7, type	RO, offse	t 0xFDC, re	set 0x000	0.0000			I							
											PI	D7			
JARTPeripl	hID0, type	RO, offse	t 0xFE0, re	set 0x0000	0.0011										
											PI	D0			
JARTPeripl	hID1, type	RO, offse	t 0xFE4, re	set 0x0000	0.0000										
		DO <i>(</i>									PI	D1			
UARTPeripl	hID2, type	RO, offse	t 0xFE8, re	set 0x0000	0.0018										
											PI	 D2			
UARTPeripl	hID3, type	RO, offse	t 0xFFC, re	set 0x0000	0.0001							02			
		,													
											PI	D3			
UARTPCell	ID0, type F	RO, offset	0xFF0, res	et 0x0000.0	000D			1							
											CI	D0			
UARTPCell	ID1, type F	RO, offset	0xFF4, res	et 0x0000.0	00F0				-	-					
											CI	D1			
JARTPCell	ID2, type F	(O, offset	uxFF8, res	et 0x0000.(005										
											0	D2			
UARTPCell	ID3, type F	RO, offset	0xFFC, res	et 0x0000	00B1										
	, ., po i	-,													
											CI	D3			
Synchro	nous Se	erial Inte	erface (S	SSI)											
SSI0 base															
SSICR0, typ	be R/W, of	fset 0x000	, reset 0x00	000.000											
			SC	CR				SPH	SPO	FI	RF		[oss	
SSICR1, typ	be R/W, of	fset 0x004	, reset 0x00	000.0000											
												SOD	MS	SSE	LBM
SSIDR, type	e R/W, offs	et 0x008,	reset 0x000	00.0000											

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSISR, type	e RO, offse	et 0x00C,	reset 0x000	0.0003											
											DOV		DNE	TNE	TEE
											BSY	RFF	RNE	TNF	TFE
SSICPSR, ty	ype R/W, c	offset 0x0	10, reset 0x					1				1			
											000				
											CPS	DVSR			
SSIIM, type	R/W, offse	et 0x014, i	reset 0x000	0.0000											
												TVINA	DVIN	DTIM	DODINA
												TXIM	RXIM	RTIM	RORIM
SSIRIS, type	e RO, offs	et 0x018,	reset 0x000	0.0008								1			
												TYPIO	DVDIO	DTDIO	DODDIO
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, typ	e RO, offs	et 0x01C,	reset 0x00	00.0000				1							
												-	DVC		DODUC
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR, typ	e W1C, of	tset 0x020), reset 0x0	000.0000											
														RTIC	RORIC
SSIPeriphID	04, type R	O, offset 0)xFD0, rese	t 0x0000.0	000										
											PI	D4			
SSIPeriphID	05, type R	O, offset 0)xFD4, rese	t 0x0000.0	000			1							
											PI	D5			
SSIPeriphIC	D6, type R	O, offset ()xFD8, rese	t 0x0000.0	000										
											PI	D6			
SSIPeriphIC	07, type R	O, offset (xFDC, rese	et 0x0000.0	000										
											PI	D7			
SSIPeriphID	00, type R	O, offset 0	xFE0, rese	t 0x0000.0	022						-	-	-		
											PI	D0			
SSIPeriphID	01, type R	O, offset ()xFE4, rese	t 0x0000.0	000										
											PI	D1			
SSIPeriphID	02, type R	O, offset ()xFE8, rese	t 0x0000.0	018										
											PI	D2			
SSIPeriphIC	03, type R	O, offset (xFEC, rese	et 0x0000.0	001										
											PI	D3			
SSIPCellID), type RO	, offset 0x	FF0, reset	0x0000.000	00										
											CI	D0			
SSIPCelIID1	1, type RO	, offset 0x	FF4, reset	0x0000.00I	=0										
											CI	D1			
SSIPCellID2	2, type RO	, offset 0x	FF8, reset	0x0000.000)5										
											CI	D2			
SSIPCellID2	2, type RO	, offset 0x	(FF8, reset	0x0000.000	05										

				27	26	25	24	23	22		20	19	18	17	16
31 15	30 14	29 13	28 12	11	10	9	8	7	6	21 5	4	3	2	1	0
	D3, type RO					9	0	,	0	5	4	5	2	I	0
	50, type no	, 011001 0x													
											CI	D3			
Etherne	et Contro	ller						1							
Etherne		liei													
	004.8000														
	type RO, of	fset 0x000	. reset 0x0	000.0000											
,															
									PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT
MACIACK	, type W1C,	offset 0x0	000, reset 0)x0000.000	0			1				1			
									PHYINT	MDINT	RXER	FOV	TXEMP	TXER	RXINT
MACIM, ty	pe R/W, off	set 0x004,	reset 0x00	000.007F											
									PHYINTM	MDINTM	RXERM	FOVM	TXEMPM	TXERM	RXINTN
MACRCTI	, type R/W,	offset 0x0)08, reset 0	x0000.000x	В										
											RSTFIFO	BADCRC	PRMS	AMUL	RXEN
MACTCTL	, type R/W,	offset 0x0	0C, reset 0	x0000.000	0										-
											DUPLEX		CRC	PADEN	TXEN
MACDATA	tune DO														
	, type RO, i	offset 0x0 ⁴	10, reset 0>	<0000.0000											
	, type RO, t	offset 0x0 [,]	10, reset 0>	«0000.0000				DATA							
								DATA DATA							
MACDATA	A, type WO,						RXI	DATA							
MACDATA							RXI	DATA DATA							
	A, type WO,	offset 0x0	10, reset 0:	×0000.0000			RXI	DATA							
		offset 0x0	10, reset 0: 4, reset 0x0	x0000.0000			RXI	DATA DATA				0012			
	A, type WO,	offset 0x0	10, reset 0 I, reset 0x0 MAC	x0000.0000 0000.0000 OCT4			RXI	DATA DATA				OCT3			
MACIA0, 1	A, type WO,	offset 0x0 ifset 0x014	10, reset 0 I, reset 0x0 MAC MAC	x0000.0000 0000.0000 OCT4 OCT2			RXI	DATA DATA				OCT3 OCT1			
MACIA0, 1	A, type WO,	offset 0x0 ifset 0x014	10, reset 0 I, reset 0x0 MAC MAC	x0000.0000 0000.0000 OCT4 OCT2			RXI	DATA DATA							
MACIA0, 1	A, type WO,	offset 0x0 ifset 0x014	10, reset 0 4, reset 0x0 MAC 3, reset 0x0	x0000.0000 0000.0000 0CT4 0CT2 0000.0000			RXI	DATA DATA			MAC				
MACIA0, 1 MACIA1, 1	A, type WO, type R/W, of	offset 0x0 ffset 0x014 ffset 0x018	10, reset 0x0 II, reset 0x0 MAC B, reset 0x0 MAC	x0000.0000 0000.0000 0CT4 0CT2 1000.0000			RXI	DATA DATA			MAC				
MACIA0, 1 MACIA1, 1	A, type WO,	offset 0x0 ffset 0x014 ffset 0x018	10, reset 0x0 II, reset 0x0 MAC B, reset 0x0 MAC	x0000.0000 0000.0000 0CT4 0CT2 1000.0000			RXI	DATA DATA			MAC				
MACIA0, 1 MACIA1, 1	A, type WO, type R/W, of	offset 0x0 ffset 0x014 ffset 0x018	10, reset 0x0 II, reset 0x0 MAC B, reset 0x0 MAC	x0000.0000 0000.0000 0CT4 0CT2 1000.0000			RXI	DATA DATA			MAC	OCT1	ESH		
MACIA0, 1 MACIA1, 1 MACTHR,	, type WO, ype R/W, of ype R/W, of	offset 0x0 ffset 0x014 ifset 0x018	10, reset 0.0 k, reset 0x0 MAC MAC 3, reset 0x0 MAC C, reset 0x0	x0000.0000 0000.0000 0CT4 0CT2 0000.0000 0CT6 c0000.003F			RXI	DATA DATA			MAC	OCT1	ESH		
MACIA0, 1 MACIA1, 1 MACTHR,	A, type WO, type R/W, of	offset 0x0 ffset 0x014 ifset 0x018	10, reset 0.0 k, reset 0x0 MAC MAC 3, reset 0x0 MAC C, reset 0x0	x0000.0000 0000.0000 0CT4 0CT2 0000.0000 0CT6 c0000.003F			RXI	DATA DATA			MAC	OCT1	ESH		
MACIA0, 1 MACIA1, 1 MACTHR,	, type WO, ype R/W, of ype R/W, of	offset 0x0 ffset 0x014 ifset 0x018	10, reset 0.0 k, reset 0x0 MAC MAC 3, reset 0x0 MAC C, reset 0x0	x0000.0000 0000.0000 0CT4 0CT2 0000.0000 0CT6 c0000.003F			RXI	DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
MACIA0, 1 MACIA1, 1 MACTHR,	A, type WO, cype R/W, of type R/W, of L, type R/W,	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01	10, reset 0x0 I, reset 0x0 MAC MAC B, reset 0x0 MAC C, reset 0x D20, reset 0	x0000.0000 OCT4 OCT2 I000.0000 OCT6 CCT6 COT6 COT6 COT6	0		RXI	DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
MACIA0, 1 MACIA1, 1 MACTHR,	, type WO, ype R/W, of ype R/W, of	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01	10, reset 0x0 I, reset 0x0 MAC MAC B, reset 0x0 MAC C, reset 0x D20, reset 0	x0000.0000 OCT4 OCT2 I000.0000 OCT6 CCT6 COT6 COT6 COT6	0		RXI	DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
MACIA0, 1 MACIA1, 1 MACTHR,	A, type WO, cype R/W, of type R/W, of L, type R/W,	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01	10, reset 0x0 I, reset 0x0 MAC MAC B, reset 0x0 MAC C, reset 0x D20, reset 0	x0000.0000 OCT4 OCT2 I000.0000 OCT6 <0000.003F	0		RXI	DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
MACIA0, 1 MACIA1, 1 MACTHR, MACMCTI	A, type WO, cype R/W, of type R/W, of L, type R/W,	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01 offset 0x01	10, reset 0x0 I, reset 0x0 MAC MAC 3, reset 0x0 C, reset 0x D20, reset 0 24, reset 0x	x0000.0000 OCT4 OCT2 0000.0000 CCT6 c0000.003F			RXI	DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
WACIA0, 1 WACIA1, 1 WACTHR, WACMCTI	A, type WO, ype R/W, of type R/W, of type R/W, of L, type R/W, of	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01 offset 0x01	10, reset 0x0 I, reset 0x0 MAC MAC 3, reset 0x0 C, reset 0x D20, reset 0 24, reset 0x	x0000.0000 OCT4 OCT2 0000.0000 CCT6 c0000.003F			RXI	DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
WACIA0, 1 WACIA1, 1 WACTHR, WACMCTI	A, type WO, ype R/W, of type R/W, of type R/W, of L, type R/W, of	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01 offset 0x01	10, reset 0x0 I, reset 0x0 MAC MAC 3, reset 0x0 C, reset 0x D20, reset 0 24, reset 0x	x0000.0000 OCT4 OCT2 0000.0000 CCT6 c0000.003F				DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
MACIA0, 1 MACIA1, 1 MACTHR, MACMCTI MACMDV,	A, type WO, ype R/W, of type R/W, of type R/W, of L, type R/W, of	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01 offset 0x02 offset 0x02	10, reset 0.0 4, reset 0x0 MAC MAC 3, reset 0x0 MAC C, reset 0x0 220, reset 0 224, reset 0x 224, reset 0x	x0000.0000 OCT4 OCT2 0000.0000 OCT6 CCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 CCT6 C				DATA DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
MACIA0, 1 MACIA1, 1 MACTHR, MACMCTI MACMDV,	A, type WO, ype R/W, of type R/W, of type R/W, of L, type R/W, type R/W, of type R/W, of	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01 offset 0x02 offset 0x02	10, reset 0.0 4, reset 0x0 MAC MAC 3, reset 0x0 MAC C, reset 0x0 220, reset 0 224, reset 0x 224, reset 0x	x0000.0000 OCT4 OCT2 0000.0000 OCT6 CCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 CCT6 C				DATA DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
MACIA0, 1 MACIA1, 1 MACTHR, MACMCTI MACMDV,	A, type WO, ype R/W, of type R/W, of type R/W, of L, type R/W, type R/W, of type R/W, of	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01 offset 0x02 offset 0x02	10, reset 0.0 4, reset 0x0 MAC MAC 3, reset 0x0 MAC C, reset 0x0 220, reset 0 224, reset 0x 224, reset 0x	x0000.0000 OCT4 OCT2 0000.0000 OCT6 CCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 COCT6 CCT6 C				DATA DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
MACIA0, 1 MACIA1, 1 MACTHR, MACMCTI MACMCTI MACMTXI	A, type WO, ype R/W, of type R/W, of type R/W, of L, type R/W, type R/W, of type R/W, of	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01 offset 0x01 offset 0x02 offset 0x02	10, reset 0 4, reset 0x0 MAC MAC 3, reset 0x0 MAC C, reset 0x0 220, reset 0x 24, reset 0x 020, reset 1 030, reset 1	x0000.0000 OCT4 OCT2 0000.0000 OCT6 c0000.003F c0000.003F c0000.0000 c0000.0000				DATA DATA DATA DATA DATA DATA DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START
MACIA0, 1 MACIA1, 1 MACTHR, MACMCTI MACMCTI MACMTXI	A, type WO, ype R/W, of type	offset 0x014 ifset 0x014 ifset 0x018 offset 0x01 offset 0x01 offset 0x02 offset 0x02	10, reset 0 4, reset 0x0 MAC MAC 3, reset 0x0 MAC C, reset 0x0 220, reset 0x 24, reset 0x 020, reset 1 030, reset 1	x0000.0000 OCT4 OCT2 0000.0000 OCT6 c0000.003F c0000.003F c0000.0000 c0000.0000				DATA DATA DATA DATA DATA DATA DATA DATA		REGADR	MAC	OCT1	ESH	WRITE	START

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
			, reset 0x00		10	3	0		0	5	4	5	2	I	0
	.) pe 1411, e		, 10001 0401												
															NEWT
Etherne	et Contro	oller						1							
	nagemer														
			reset 0x310	0											
			ANEGEN		ISO	RANEG	DUPLEX	COLT							
			eset 0x7849		100	TUTLO	DOILEX	0021							
inici, type	100X_F	100X_H	10T_F	10T_H					MFPS	ANEGC	RFAULT	ANEGA	LINK	JAB	EXTD
MR2. type			eset 0x000E	_											
	,	,					OUI	[21:6]							
MR3, type	RO, addre	ss 0x03, re	eset 0x7237												
			I[5:0]					N	1N				R	N	
MR4, type	e R/W, addr	ess 0x04, ı	reset 0x01E	1											
NP		RF					A3	A2	A1	A0			S[4:0]		
MR5, type	e RO, addre	ss 0x05, re	eset 0x0000												
NP	ACK	RF				A[7:0]						S[4:0]		
MR6, type	RO, addre	ss 0x06, re	eset 0x0000												
											PDF	LPNPA		PRX	LPANEC
MR16, typ	be R/W, add	ress 0x10,	reset 0x01	40											
RPTR	INPOL		TXHIM	SQEI	NL10					APOL	RVSPOL			PCSBP	RXCC
MR17, typ	e R/W, add	ress 0x11,	reset 0x00	00											
JABBER_IE	RXER_IE	PRX_IE	PDF_IE	LPACK_IE	LSCHG_IE	RFAULT_IE	ANEGCOMP_E	JABBER_INT	RXER_INT	PRX_INT	PDF_INT	LPACK_INT	LSCHG_INT	RFAULT_INT	ANEGCOMP
MR18, typ	be RO, addı	ess 0x12,	reset 0x000			1									
			ANEGF	DPLX	RATE	RXSD	RX_LOCK								
		ress 0x13,	reset 0x40	00											
	D[1:0]														
MR23, typ	be R/W, add	ress 0x17,	reset 0x00	10						10.01				0.01	
MDOL	- DAM - da								LED1	[[3:0]			LED	J[3:0]	
WR24, typ	be R/W, add	ress 0x18,	reset 0x00							MDIX	MDIX CM		MDI	(20	
	•								AUTO_SW	MDIX			MDI	(_SD	
-	Compa 4003.C000														
			0, reset 0x0	000 0000											
, . .	, po : ,	0	,												
													IN2	IN1	IN0
ACRIS, ty	pe RO, offs	et 0x04, re	eset 0x0000	.0000									1		
-															
													IN2	IN1	IN0
ACINTEN	, type R/W,	offset 0x0	8, reset 0x0	000.0000											
													IN2	IN1	IN0
ACREFCI	۲L, type R/۱	V, offset 0x	c10, reset 0	×0000.0000											
						EN	RNG						VR	EF	
ACSTATO	, type RO, o	offset 0x20	, reset 0x00	000.0000											
														0)///	
A COTAT		H												OVAL	
ACSIAI1	, type RO, d	mset 0x40	, reset 0x00	00.0000											
														OVAL	
														OVAL	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACSTAT2,	type RO, o	ffset 0x60	, reset 0x00	000.0000				•							
														OVAL	
ACCTL0, t	type R/W, o	ffset 0x24	, reset 0x00	00.0000				1							
					4.01						1013/01	10		01011/	
	huna B/M a	ffact 0x44	react 0x00	00.0000	ASP	RCP					ISLVAL	15	EN	CINV	
ACCILI, I	туре к/w, о	inset ux44	, reset 0x00	00.0000											
					ASF	RCP					ISLVAL	IS	EN	CINV	
ACCTL2, t	type R/W, o	ffset 0x64	, reset 0x00	00.0000				1				1			
					ASF	RCP					ISLVAL	IS	EN	CINV	
	Vidth Mo	dulator	(PWM)												
	002.8000														
PWMCTL,	type R/W, o	offset 0x0	00, reset 0x	0000.0000				1							
															GlobalSyr
PWMSYN	C type R/W	offset Ox	:004, reset 0		0										Giobaloyi
	c, () po :	,													
															Sync0
PWMENA	BLE, type F	R/W, offset	0x008, reso	et 0x0000.0	000			1				1			
														PWM1En	PWM0E
PWMINVE	RT, type R/	W, offset (0x00C, rese	t 0x0000.00	000					_					
	T to a DA		010											PWM1Inv	PWM0Ir
PWMFAUL	LI, type R/V	V, offset U	x010, reset	0x0000.000	0										
														Fault1	Fault0
PWMINTE	N, type R/W	/, offset 0	x014, reset	 0x0000.000	00			l							
		,													IntFau
															IntPWN
PWMRIS,	type RO, of	fset 0x018	3, reset 0x00	000.0000											
															IntFaul
															IntPWM
PWMISC,	type R/W1C	c, offset 0	k01C, reset	0x0000.000	00										
															IntFaul
	TIE tune B	O offeet ()x020, reset		00										IntPWM
FWINGTAT	OS, type K	o, onser t	7,020, Teset												
															Fault
PWM0CTL	, type R/W,	offset 0x	040, reset 0:	x0000.0000)			1				I			
										CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
PWM0INT	EN, type R/	W, offset (0x044, reset	t 0x0000.00	000										
										IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZe
PWMORIS	, type RO, c	offset 0x04	48, reset 0x(0000.0000								1			
										IntCm=DD	IntCmr.DI	IntCmr AD	IntCmr AL	IntCotl cort	IntOct7
DWMMer	type PAN	C offect	0x04C, rese	t 0x0000 00	000					пістрво	пистрво		IntCmpAU	IIIIU000	IIICIIIZE
WWW013C	, type R/W	o, onset (
										IntCmpBD	IntCmpBI I	IntCmpAD	IntCmpAU	IntCntLoad	IntCnt7e

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM0LOA	D, type R/	W, offset 0	(050, reset	0x0000.00	00										
			I				L	bad							
	INT type F	O, offset 0	v054 reset	0_0000 0	100										
111110000	Jiti, type i	io, onser o	x004, 16361	0.0000.0											
								bunt							
								buni							
PWM0CMF	PA, type R/	W, offset 0	(058, reset	0x0000.00	000			1							
							Co	mpA							
PWM0CMF	PB, type R/	W, offset 0	x05C, reset	0x0000.0	000										
							Co	mpB							
PWM0GEN	IA, type R/	W, offset 0	k060, reset	0x0000.00	000										
				ActC	mpBD	ActCr	mpBU	ActC	mpAD	ActC	mpAU	Actl	oad	ActZ	Zero
PWM0GEN	B. type R/	W, offset 0:	064. reset				•	1	•		•	1			
THEOL	ш, сурс на	, 011001 0		0,0000.00											
				ActC	mpBD	ActC	npBU	ActC	mpAD	ActC	mpAU	Act	oad	Actz	Zoro
						ACICI	прво	ACIC	прав	ACIC	пра	Acti	Juau	ACIZ	Leio
PWM0DBC	CTL, type R	/W, offset (0x068, rese	t 0x0000.0	000			1							
															Enable
PWM0DBR	RISE, type	R/W, offset	0x06C, res	et 0x0000	.0000							-			
									Rise	Delay					
PWM0DBF	ALL, type	R/W, offset	0x070, res	et 0x0000	.0000										
									Fall	Delay					

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S6110-IBZ25	Stellaris [®] LM3S6110 Microcontroller
LM3S6110-IBZ25 (T)	Stellaris [®] LM3S6110 Microcontroller
LM3S6110-EQC25	Stellaris [®] LM3S6110 Microcontroller
LM3S6110-EQC25 (T)	Stellaris [®] LM3S6110 Microcontroller
LM3S6110-IQC25	Stellaris [®] LM3S6110 Microcontroller
LM3S6110-IQC25 (T)	Stellaris [®] LM3S6110 Microcontroller

C.2 Kits

The Luminary Micro Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference_design_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris[®] microcontrollers before purchase:

http://www.luminarymicro.com/products/kits.html

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/development_kits.html

See the Luminary Micro website for the latest tools available, or ask your Luminary Micro distributor.

C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3