

LM3S2412 Microcontroller

DATA SHEET

Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007-2008 Luminary Micro, Inc. All rights reserved. Stellaris, Luminary Micro, and the Luminary Micro logo are registered trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





Table of Contents

Revis	ion History	. 20
About	This Document	. 22
Audien	ce	. 22
About	This Manual	. 22
Relate	d Documents	. 22
Docum	entation Conventions	. 22
1	Architectural Overview	25
1.1	Product Features	. 25
1.2	Target Applications	. 31
1.3	High-Level Block Diagram	. 31
1.4	Functional Overview	. 32
1.4.1	ARM Cortex™-M3	. 33
1.4.2	Motor Control Peripherals	. 33
1.4.3	Analog Peripherals	. 34
1.4.4	Serial Communications Peripherals	. 35
1.4.5	System Peripherals	. 36
1.4.6	Memory Peripherals	. 37
1.4.7	Additional Features	. 37
1.4.8	Hardware Details	. 38
2	ARM Cortex-M3 Processor Core	39
2.1	Block Diagram	. 40
2.2	Functional Description	
2.2.1	Serial Wire and JTAG Debug	. 40
2.2.2	Embedded Trace Macrocell (ETM)	. 41
2.2.3	Trace Port Interface Unit (TPIU)	. 41
2.2.4	ROM Table	. 41
2.2.5	Memory Protection Unit (MPU)	. 41
2.2.6	Nested Vectored Interrupt Controller (NVIC)	
3	Memory Map	45
4	Interrupts	47
5	JTAG Interface	. 50
5.1	Block Diagram	
5.2	Functional Description	
5.2.1	JTAG Interface Pins	
5.2.2	JTAG TAP Controller	
5.2.3	Shift Registers	. 54
5.2.4	Operational Considerations	
5.3	Initialization and Configuration	
5.4	Register Descriptions	
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6	System Control	. 61
6.1	Functional Description	
6.1.1	Device Identification	

6.1.2	Reset Control	61
6.1.3	Power Control	
6.1.4	Clock Control	
6.1.5	System Control	
6.2	Initialization and Configuration	
6.3	Register Map	
6.4	Register Descriptions	
7	Internal Memory	
7.1	Block Diagram	
7.2	Functional Description	
721	SRAM Memory	
7.2.2	Flash Memory	
7.3	Flash Memory Initialization and Configuration	
7.3.1	Flash Programming	
7.3.2	Nonvolatile Register Programming	
7.4	Register Map	
7.5	Flash Register Descriptions (Flash Control Offset)	123
7.6	Flash Register Descriptions (System Control Offset)	130
8	General-Purpose Input/Outputs (GPIOs)	143
8.1	Functional Description	
8.1.1	Data Control	144
8.1.2	Interrupt Control	145
8.1.3	Mode Control	
8.1.4	Commit Control	
8.1.5	Pad Control	
8.1.6	Identification	
8.2	Initialization and Configuration	
8.3	Register Map	
8.4	Register Descriptions	
9	General-Purpose Timers	
9.1	Block Diagram	
9.2	Functional Description	
9.2.1 9.2.2	GPTM Reset Conditions	180
9.2.2	32-Bit Timer Operating Modes	-
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2	32-Bit Real-Time Clock (RTC) Mode	
9.3.3	16-Bit One-Shot/Periodic Timer Mode	
9.3.4	16-Bit Input Edge Count Mode	194
9.3.5	16-Bit Input Edge Timing Mode	194
9.3.6	16-Bit PWM Mode	195
9.4	Register Map	
9.5	Register Descriptions	196
10	Watchdog Timer	
10.1	Block Diagram	
10.2	Functional Description	221

10.3	Initialization and Configuration	222
10.4	Register Map	222
10.5	Register Descriptions	223
11	Analog-to-Digital Converter (ADC)	244
11.1	Block Diagram	
11.2	Functional Description	245
11.2.1	Sample Sequencers	245
11.2.2	Module Control	246
11.2.3	Hardware Sample Averaging Circuit	247
11.2.4	Analog-to-Digital Converter	247
11.2.5	Differential Sampling	247
11.2.6	Test Modes	249
11.2.7	Internal Temperature Sensor	249
11.3	Initialization and Configuration	250
11.3.1	Module Initialization	250
11.3.2	Sample Sequencer Configuration	250
11.4	Register Map	250
11.5	Register Descriptions	251
12	Universal Asynchronous Receivers/Transmitters (UARTs)	277
12.1	Block Diagram	
12.2	Functional Description	278
12.2.1	Transmit/Receive Logic	278
12.2.2	Baud-Rate Generation	279
12.2.3	Data Transmission	279
12.2.4	Serial IR (SIR)	280
12.2.5	FIFO Operation	281
12.2.6	Interrupts	
12.2.7	Loopback Operation	282
12.2.8	IrDA SIR block	
12.3	Initialization and Configuration	
12.4	Register Map	283
12.5	Register Descriptions	284
13	Synchronous Serial Interface (SSI)	318
13.1	Block Diagram	318
13.2	Functional Description	318
13.2.1	Bit Rate Generation	319
13.2.2	FIFO Operation	319
13.2.3	Interrupts	
13.2.4	Frame Formats	
13.3	Initialization and Configuration	327
13.4	Register Map	
13.5	Register Descriptions	329
14	Inter-Integrated Circuit (I ² C) Interface	355
14.1		
	Block Diagram	355
14.2	Functional Description	355
14.2 14.2.1	•	355 356

14.2.3	Interrupts	
14.2.4	Loopback Operation	
14.2.5	Command Sequence Flow Charts	
14.3	Initialization and Configuration	
14.4	Register Map	
14.5	Register Descriptions (I ² C Master)	368
14.6	Register Descriptions (I2C Slave)	381
15	Controller Area Network (CAN) Module	
15.1	Controller Area Network Overview	
15.2	Controller Area Network Features	
15.3	Controller Area Network Block Diagram	
15.4	Controller Area Network Functional Description	
15.4.1	Initialization	
15.4.2		
15.4.3	Transmitting Message Objects	393
15.4.4	Configuring a Transmit Message Object	393
15.4.5	Updating a Transmit Message Object	394
15.4.6	Accepting Received Message Objects	394
15.4.7	Receiving a Data Frame	394
15.4.8	Receiving a Remote Frame	394
15.4.9	Receive/Transmit Priority	395
15.4.10	Configuring a Receive Message Object	395
15.4.11	Handling of Received Message Objects	396
15.4.12	Handling of Interrupts	396
15.4.13	Bit Timing Configuration Error Considerations	397
	Bit Time and Bit Rate	
15.4.15	Calculating the Bit Timing Parameters	399
15.5	Controller Area Network Register Map	
15.6	Register Descriptions	402
16	Analog Comparators	431
16.1	Block Diagram	
16.2	Functional Description	
16.2.1	Internal Reference Programming	
16.3	Initialization and Configuration	
16.4	Register Map	434
16.5	•	
17	Pulse Width Modulator (PWM)	
17.1	Block Diagram	
17.2	Functional Description	
17.2.1	PWM Timer	
17.2.2	PWM Comparators	
17.2.3	PWM Signal Generator	
17.2.4	Dead-Band Generator	
17.2.5	Interrupt/ADC-Trigger Selector	
17.2.6		
17.2.7	Fault Conditions	
17.2.8	Output Control Block	
17.3	Initialization and Configuration	

17.4 17.5	Register Map	
17.5 18	Pin Diagram	
19	Signal Tables	
19.1	100-Pin LQFP Package Pin Tables	
19.2	108-Pin BGA Package Pin Tables	
20	Operating Characteristics	
21	Electrical Characteristics	505
21.1	DC Characteristics	
21.1.1	Maximum Ratings	
21.1.2	Recommended DC Operating Conditions	
21.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	
21.1.4	Power Specifications	
21.1.5	Flash Memory Characteristics	
21.2	AC Characteristics	
21.2.1		
	Clocks	
21.2.3	Analog-to-Digital Converter Analog Comparator	
	I ² C	
21.2.6		
21.2.0	JTAG and Boundary Scan	
21.2.8	General-Purpose I/O	
	·	
1129	Reset	:) 14
21.2.9 22	Reset Package Information	
22	Package Information	516
-	Package Information Serial Flash Loader	516 520
22 A	Package Information Serial Flash Loader Serial Flash Loader	516 520 520
22 A A.1	Package Information Serial Flash Loader	516 520 520 520
22 A A.1 A.2	Package Information Serial Flash Loader Serial Flash Loader Interfaces	516 520 520 520 520
22 A A.1 A.2 A.2.1	Package Information	516 520 520 520 520 520
22 A A.1 A.2 A.2.1 A.2.2	Package Information	516 520 520 520 520 520 520
22 A A.1 A.2 A.2.1 A.2.2 A.3	Package Information	516 520 520 520 520 520 521 521
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets	516 520 520 520 520 520 521 521 521 521
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands	516 520 520 520 520 521 521 521 521 521
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20)	516 520 520 520 520 521 521 521 521 522 522
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2	Package Information	516 520 520 520 520 521 521 521 521 522 522 522 522
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3	Package Information	516 520 520 520 520 521 521 521 521 522 522 522 522
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24)	516 520 520 520 521 521 521 521 522 522 522 522 522
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5	Package Information Serial Flash Loader Serial Flash Loader Interfaces	516 520 520 520 520 521 521 521 521 522 522 522 522 522 523 523
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RESET (0x25)	516 520 520 520 521 521 521 521 522 522 522 522 522 523 523 523
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.5 A.4.6 B	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_RUN (0x22) COMMAND_RUN (0x25) Register Quick Reference	516 520 520 520 520 521 521 521 521 522 522 522 522 523 523 523 523
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B C	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RESET (0x25) Register Quick Reference Ordering and Contact Information	516 520 520 520 521 521 521 521 522 522 522 522 523 523 523 523 525
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B C C.1	Package Information Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_RESET (0x25) Register Quick Reference Ordering and Contact Information	 516 520 520 520 521 521 521 521 522 522 523 523 523 523 525 543 543
22 A A.1 A.2 A.2.1 A.2.2 A.3 A.3.1 A.3.2 A.3.3 A.4 A.4.1 A.4.2 A.4.3 A.4.4 A.4.5 A.4.6 B C	Package Information Serial Flash Loader Serial Flash Loader Interfaces UART SSI Packet Handling Packet Format Sending Packets Receiving Packets Commands COMMAND_PING (0X20) COMMAND_GET_STATUS (0x23) COMMAND_DOWNLOAD (0x21) COMMAND_SEND_DATA (0x24) COMMAND_RUN (0x22) COMMAND_RESET (0x25) Register Quick Reference Ordering and Contact Information	 516 520 520 520 521 521 521 521 522 522 523 524 543 543 543

C.4	Support Information	544

List of Figures

Figure 1-1.	Stellaris [®] 2000 Series High-Level Block Diagram	32
Figure 2-1.	CPU Block Diagram	40
Figure 2-2.	TPIU Block Diagram	41
Figure 5-1.	JTAG Module Block Diagram	51
Figure 5-2.	Test Access Port State Machine	54
Figure 5-3.	IDCODE Register Format	59
Figure 5-4.	BYPASS Register Format	60
Figure 5-5.	Boundary Scan Register Format	60
Figure 6-1.	External Circuitry to Extend Reset	62
Figure 6-2.	Power Architecture	64
Figure 6-3.	Main Clock Tree	66
Figure 7-1.	Flash Block Diagram	119
Figure 8-1.	GPIO Port Block Diagram	144
Figure 8-2.	GPIODATA Write Example	145
Figure 8-3.	GPIODATA Read Example	145
Figure 9-1.	GPTM Module Block Diagram	186
Figure 9-2.	16-Bit Input Edge Count Mode Example	190
Figure 9-3.	16-Bit Input Edge Time Mode Example	191
Figure 9-4.	16-Bit PWM Mode Example	192
Figure 10-1.	WDT Module Block Diagram	221
Figure 11-1.	ADC Module Block Diagram	245
Figure 11-2.	Differential Sampling Range, V _{IN_ODD} = 1.5 V	248
Figure 11-3.	Differential Sampling Range, V _{IN ODD} = 0.75 V	
Figure 11-4.	Differential Sampling Range, V _{IN ODD} = 2.25 V	
Figure 11-5.	Internal Temperature Sensor Characteristic	
Figure 12-1.	UART Module Block Diagram	
Figure 12-2.	UART Character Frame	
Figure 12-3.	IrDA Data Modulation	
Figure 13-1.	SSI Module Block Diagram	
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	322
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	322
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	323
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	324
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	324
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	325
Figure 13-10.	MICROWIRE Frame Format (Single Frame)	326
Figure 13-11.	MICROWIRE Frame Format (Continuous Transfer)	327
Figure 13-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	327
Figure 14-1.	I ² C Block Diagram	355
Figure 14-2.	I ² C Bus Configuration	356
Figure 14-3.	START and STOP Conditions	
Figure 14-4.	Complete Data Transfer with a 7-Bit Address	357
Figure 14-5.	R/S Bit in First Byte	357

Figure 14-6.	Data Validity During Bit Transfer on the I ² C Bus	357
Figure 14-7.	Master Single SEND	360
Figure 14-8.	Master Single RECEIVE	361
Figure 14-9.	Master Burst SEND	362
Figure 14-10.	Master Burst RECEIVE	363
Figure 14-11.	Master Burst RECEIVE after Burst SEND	364
Figure 14-12.	Master Burst SEND after Burst RECEIVE	365
Figure 14-13.	Slave Command Sequence	366
Figure 15-1.	CAN Module Block Diagram	391
Figure 15-2.	CAN Bit Time	398
Figure 16-1.	Analog Comparator Module Block Diagram	431
Figure 16-2.	Structure of Comparator Unit	432
Figure 16-3.	Comparator Internal Reference Structure	433
Figure 17-1.	PWM Unit Diagram	443
Figure 17-2.	PWM Module Block Diagram	444
Figure 17-3.	PWM Count-Down Mode	445
Figure 17-4.	PWM Count-Up/Down Mode	445
Figure 17-5.	PWM Generation Example In Count-Up/Down Mode	446
Figure 17-6.	PWM Dead-Band Generator	446
Figure 18-1.	100-Pin LQFP Package Pin Diagram	478
Figure 18-2.	108-Ball BGA Package Pin Diagram (Top View)	479
Figure 21-1.	Load Conditions	508
Figure 21-2.	I ² C Timing	510
Figure 21-3.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	511
Figure 21-4.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	511
Figure 21-5.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	512
Figure 21-6.	JTAG Test Clock Input Timing	
Figure 21-7.	JTAG Test Access Port (TAP) Timing	513
Figure 21-8.	JTAG TRST Timing	513
Figure 21-9.	External Reset Timing (RST)	
Figure 21-10.	Power-On Reset Timing	515
•	Brown-Out Reset Timing	
Figure 21-12.	Software Reset Timing	515
•	Watchdog Reset Timing	
Figure 22-1.	100-Pin LQFP Package	
Figure 22-2.	108-Ball BGA Package	518

List of Tables

Table 1.	Revision History	
Table 2.	Documentation Conventions	22
Table 3-1.	Memory Map	
Table 4-1.	Exception Types	
Table 4-2.	Interrupts	48
Table 5-1.	JTAG Port Pins Reset State	52
Table 5-2.	JTAG Instruction Register Commands	57
Table 6-1.	System Control Register Map	69
Table 7-1.	Flash Protection Policy Combinations	120
Table 7-2.	Flash Resident Registers	122
Table 7-3.	Flash Register Map	123
Table 8-1.	GPIO Pad Configuration Examples	147
Table 8-2.	GPIO Interrupt Configuration Example	147
Table 8-3.	GPIO Register Map	149
Table 9-1.	Available CCP Pins	186
Table 9-2.	16-Bit Timer With Prescaler Configurations	189
Table 9-3.	Timers Register Map	195
Table 10-1.	Watchdog Timer Register Map	222
Table 11-1.	Samples and FIFO Depth of Sequencers	
Table 11-2.	Differential Sampling Pairs	
Table 11-3.	ADC Register Map	250
Table 12-1.	UART Register Map	
Table 13-1.	SSI Register Map	
Table 14-1.	Examples of I ² C Master Timer Period versus Speed Mode	
Table 14-2.	Inter-Integrated Circuit (I ² C) Interface Register Map	
Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	
Table 15-1.	Transmit Message Object Bit Settings	
Table 15-2.	Receive Message Object Bit Settings	
Table 15-3.	CAN Protocol Ranges	
Table 15-4.	CAN Register Map	
Table 16-1.	Comparator 0 Operating Modes	
Table 16-2.	Comparator 1 Operating Modes	
Table 16-3.	Internal Reference Voltage and ACREFCTL Field Values	433
Table 16-4.	Analog Comparators Register Map	435
Table 17-1.	PWM Register Map	
Table 19-1.	Signals by Pin Number	
Table 19-2.	Signals by Signal Name	
Table 19-3.	Signals by Function, Except for GPIO	
Table 19-4.	GPIO Pins and Alternate Functions	
Table 19-5.	Signals by Pin Number	
Table 19-6.	Signals by Signal Name	
Table 19-7.	Signals by Function, Except for GPIO	
Table 19-8.	GPIO Pins and Alternate Functions	
Table 20-1.	Temperature Characteristics	
Table 20-2.	Thermal Characteristics	
Table 21-1.	Maximum Ratings	505

Table 21-2.	Recommended DC Operating Conditions	505
Table 21-3.	LDO Regulator Characteristics	506
Table 21-4.		507
Table 21-5.	Flash Memory Characteristics	507
Table 21-6.	Phase Locked Loop (PLL) Characteristics	508
Table 21-7.		508
Table 21-8.	Crystal Characteristics	508
Table 21-9.	ADC Characteristics	509
Table 21-10.	Analog Comparator Characteristics	509
Table 21-11.	Analog Comparator Voltage Reference Characteristics	509
Table 21-12.	I ² C Characteristics	510
Table 21-13.	SSI Characteristics	510
Table 21-14.	JTAG Characteristics	512
Table 21-15.	GPIO Characteristics	514
Table 21-16.	Reset Characteristics	514
Table C-1.	Part Ordering Information	543
	-	

List of Registers

System	Control	. 61
Register 1		
Register 2	2: Brown-Out Reset Control (PBORCTL), offset 0x030	73
Register 3	E LDO Power Control (LDOPCTL), offset 0x034	74
Register 4	Raw Interrupt Status (RIS), offset 0x050	75
Register 5	5: Interrupt Mask Control (IMC), offset 0x054	76
Register 6	B: Masked Interrupt Status and Clear (MISC), offset 0x058	77
Register 7		
Register 8	Run-Mode Clock Configuration (RCC), offset 0x060	79
Register 9	9: XTAL to PLL Translation (PLLCFG), offset 0x064	83
Register 1	0: Run-Mode Clock Configuration 2 (RCC2), offset 0x070	84
Register 1		
Register 1	2: Device Identification 1 (DID1), offset 0x004	87
Register 1	3: Device Capabilities 0 (DC0), offset 0x008	89
Register 1	4: Device Capabilities 1 (DC1), offset 0x010	90
Register 1	5: Device Capabilities 2 (DC2), offset 0x014	92
Register 1	6: Device Capabilities 3 (DC3), offset 0x018	94
Register 1	7: Device Capabilities 4 (DC4), offset 0x01C	96
Register 1	8: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	97
Register 1	9: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	99
Register 2	20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	101
Register 2	21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	103
Register 2	22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	105
Register 2	23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	107
Register 2	24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	109
Register 2	25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	111
Register 2	26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	113
Register 2	27: Software Reset Control 0 (SRCR0), offset 0x040	115
Register 2	28: Software Reset Control 1 (SRCR1), offset 0x044	116
Register 2	29: Software Reset Control 2 (SRCR2), offset 0x048	118
Internal	Memory	119
Register 1		
Register 2		
Register 3		
Register 4	Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	128
Register 5		
Register 6	Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	130
Register 7	C USec Reload (USECRL), offset 0x140	131
Register 8	B: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200	132
Register 9	Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400	133
Register 1	0: User Debug (USER_DBG), offset 0x1D0	134
Register 1	1: User Register 0 (USER_REG0), offset 0x1E0	135
Register 1		
Register 1		
Register 1	4: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208	138

Register 15:	Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C	139
Register 16:	Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404	
Register 17:	Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408	141
Register 18:	Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C	142
General-Pur	rpose Input/Outputs (GPIOs)	143
Register 1:	GPIO Data (GPIODATA), offset 0x000	
Register 2:	GPIO Direction (GPIODIR), offset 0x400	
Register 3:	GPIO Interrupt Sense (GPIOIS), offset 0x404	
Register 4:	GPIO Interrupt Both Edges (GPIOIBE), offset 0x408	
Register 5:	GPIO Interrupt Event (GPIOIEV), offset 0x40C	
Register 6:	GPIO Interrupt Mask (GPIOIM), offset 0x410	156
Register 7:	GPIO Raw Interrupt Status (GPIORIS), offset 0x414	157
Register 8:	GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	158
Register 9:	GPIO Interrupt Clear (GPIOICR), offset 0x41C	159
Register 10:	GPIO Alternate Function Select (GPIOAFSEL), offset 0x420	160
Register 11:	GPIO 2-mA Drive Select (GPIODR2R), offset 0x500	
Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	163
Register 13:	GPIO 8-mA Drive Select (GPIODR8R), offset 0x508	164
Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	165
Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	166
Register 16:	GPIO Pull-Down Select (GPIOPDR), offset 0x514	167
Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	168
Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	169
Register 19:	GPIO Lock (GPIOLOCK), offset 0x520	170
Register 20:	GPIO Commit (GPIOCR), offset 0x524	171
Register 21:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	173
Register 22:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	174
Register 23:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	175
Register 24:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	176
Register 25:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	177
Register 26:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	178
Register 27:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	179
Register 28:	GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC	180
Register 29:	GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0	181
Register 30:	GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4	182
Register 31:	GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8	183
Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	184
General-Pur	rpose Timers	185
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	198
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	205
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	

Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	213
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	214
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	215
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	216
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	217
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	218
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	219
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	220
Watchdog T	ïmer	221
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	225
Register 3:	Watchdog Control (WDTCTL), offset 0x008	226
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	227
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	228
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	229
Register 7:	Watchdog Test (WDTTEST), offset 0x418	230
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	231
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	232
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	233
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	234
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	235
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	236
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	237
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	238
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	239
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	240
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	241
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCelIID2), offset 0xFF8	242
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCelIID3), offset 0xFFC	243
Analog-to-D	igital Converter (ADC)	244
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	252
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	253
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	254
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	255
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	256
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	257
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	260
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	261
Register 9:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	262
Register 10:	ADC Sample Averaging Control (ADCSAC), offset 0x030	263
Register 11:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	264
Register 12:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	
Register 13:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	269
Register 14:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	269
Register 15:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	
Register 16:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	
Register 17:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	
Register 18:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	270

Register 19:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	. 270
Register 20:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 21:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	
Register 22:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	
Register 23:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 24:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	
Register 25:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 26:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 27:	ADC Test Mode Loopback (ADCTMLB), offset 0x100	
Universal A	synchronous Receivers/Transmitters (UARTs)	277
Register 1:	UART Data (UARTDR), offset 0x000	
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:	UART IrDA Low-Power Register (UARTILPR), offset 0x020	
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	. 292
Register 6:	UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	
Register 7:	UART Line Control (UARTLCRH), offset 0x02C	
Register 8:	UART Control (UARTCTL), offset 0x030	
Register 9:	UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	
Register 10:	UART Interrupt Mask (UARTIM), offset 0x038	
Register 11:	UART Raw Interrupt Status (UARTRIS), offset 0x03C	
Register 12:	UART Masked Interrupt Status (UARTMIS), offset 0x040	
Register 13:	UART Interrupt Clear (UARTICR), offset 0x044	
Register 14:	UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	
Register 15:	UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	
Register 16:	UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	
Register 17:	UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	
Register 18:	UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0	
Register 19:	UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	
Register 20:	UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8	
Register 21:	UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC	
Register 22:	UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0	
Register 23:	UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4	
Register 24:	UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8	
Register 25:	UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC	
0	us Serial Interface (SSI)	
Register 1:	SSI Control 0 (SSICR0), offset 0x000	
Register 2:	SSI Control 1 (SSICR1), offset 0x004	
Register 3:	SSI Data (SSIDR), offset 0x004	
Register 4:	SSI Status (SSISR), offset 0x00C	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Masked Interrupt Status (SSIMIS), Onset 0x010	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	

Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	346
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	347
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	348
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	349
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	350
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	351
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	352
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	
Register 21:	SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC	354
Inter-Integra	ated Circuit (I ² C) Interface	355
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	369
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	370
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	374
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	375
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	377
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	378
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	379
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	380
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	382
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	383
Register 12:	I ² C Slave Data (I2CSDR), offset 0x008	385
Register 13:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	386
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	387
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	388
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	389
Controller A	rea Network (CAN) Module	390
Register 1:	CAN Control (CANCTL), offset 0x000	
Register 2:	CAN Status (CANSTS), offset 0x004	
Register 3:	CAN Error Counter (CANERR), offset 0x008	
Register 4:	CAN Bit Timing (CANBIT), offset 0x00C	
Register 5:	CAN Interrupt (CANINT), offset 0x010	411
Register 6:	CAN Test (CANTST), offset 0x014	412
Register 7:	CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018	414
Register 8:	CAN IF1 Command Request (CANIF1CRQ), offset 0x020	415
Register 9:	CAN IF2 Command Request (CANIF2CRQ), offset 0x080	
Register 10:	CAN IF1 Command Mask (CANIF1CMSK), offset 0x024	416
Register 11:	CAN IF2 Command Mask (CANIF2CMSK), offset 0x084	
Register 12:	CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028	
Register 13:	CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088	
Register 14:	CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C	
Register 15:	CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C	
Register 16:	CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030	
Register 17:	CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090	
Register 18:	CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034	
Register 19:	CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094	
Register 20:	CAN IF1 Message Control (CANIF1MCTL), offset 0x038	424

Register 21:	CAN IF2 Message Control (CANIF2MCTL), offset 0x098	424
Register 22:	CAN IF1 Data A1 (CANIF1DA1), offset 0x03C	426
Register 23:	CAN IF1 Data A2 (CANIF1DA2), offset 0x040	426
Register 24:	CAN IF1 Data B1 (CANIF1DB1), offset 0x044	426
Register 25:	CAN IF1 Data B2 (CANIF1DB2), offset 0x048	426
Register 26:	CAN IF2 Data A1 (CANIF2DA1), offset 0x09C	426
Register 27:	CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0	426
Register 28:	CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4	426
Register 29:	CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8	426
Register 30:	CAN Transmission Request 1 (CANTXRQ1), offset 0x100	427
Register 31:	CAN Transmission Request 2 (CANTXRQ2), offset 0x104	427
Register 32:	CAN New Data 1 (CANNWDA1), offset 0x120	428
Register 33:	CAN New Data 2 (CANNWDA2), offset 0x124	428
Register 34:	CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140	
Register 35:	CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144	
Register 36:	CAN Message 1 Valid (CANMSG1VAL), offset 0x160	
Register 37:	CAN Message 2 Valid (CANMSG2VAL), offset 0x164	
Analog Con	nparators	
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x40	
Register 7:	Analog Comparator Control 0 (ACCTL0), offset 0x24	
Register 8:	Analog Comparator Control 1 (ACCTL1), offset 0x44	
-	Modulator (PWM)	
Register 1:	PWM Master Control (PWMCTL), offset 0x000	
Register 2:	PWM Time Base Sync (PWMSYNC), offset 0x004	
Register 3:	PWM Output Enable (PWMENABLE), offset 0x008	
Register 4:	PWM Output Inversion (PWMINVERT), offset 0x00C	
Register 5:	PWM Output Fault (PWMFAULT), offset 0x010	
Register 6:	PWM Interrupt Enable (PWMINTEN), offset 0x014	
Register 7:	PWM Raw Interrupt Status (PWMRIS), offset 0x018	
Register 8:	PWM Interrupt Status and Clear (PWMISC), offset 0x01C	
Register 9:	PWM Status (PWMSTATUS), offset 0x020	
Register 10:	PWM0 Control (PWM0CTL), offset 0x040	
Register 11:	PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044	
Register 12:	PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048	
Register 13:	PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C	
Register 14:	PWM0 Load (PWM0LOAD), offset 0x050	
Register 15:	PWM0 Counter (PWM0COUNT), offset 0x054	
Register 16:	PWM0 Compare A (PWM0CMPA), offset 0x058	
Register 17:	PWM0 Compare B (PWM0CMPB), offset 0x05C	
Register 18:	PWM0 Generator A Control (PWM0GENA), offset 0x060	
Register 19:	PWM0 Generator B Control (PWM0GENB), offset 0x064	
Register 20:	PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068	
- 3		
Register 21:	PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C	476

Register 22:	PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070	
--------------	--	--

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S2412 data sheet.

Date	Revision	Description	
March 2008	2550	Started tracking revision history.	
April 2008	2881	 The Θ_{JA} value was changed from 55.3 to 34 in the "Thermal Characteristics" table in the Operating Characteristics chapter. 	
		 Bit 31 of the DC3 register was incorrectly described in prior versions of the datasheet. A reset of 1 indicates that an even CCP pin is present and can be used as a 32-KHz input clock. 	
		 Values for I_{DD_HIBERNATE} were added to the "Detailed Power Specifications" table in the "Electrical Characteristics" chapter. 	
		The "Hibernation Module DC Electricals" table was added to the "Electrical Characteristics" chapter.	
		 The maximum value on Core supply voltage (V_{DD25}) in the "Maximum Ratings" table in the "Electrical Characteristics" chapter was changed from 4 to 3. 	
		 The operational frequency of the internal 30-kHz oscillator clock source is 30 kHz ± 50% (prior datasheets incorrectly noted it as 30 kHz ± 30%). 	
		• A value of 0x3 in bits 5:4 of the MISC register (OSCSRC) indicates the 30-KHz internal oscillator is the input source for the oscillator. Prior datasheets incorrectly noted 0x3 as a reserved value.	
		 The reset for bits 6:4 of the RCC2 register (OSCSRC2) is 0x1 (IOSC). Prior datasheets incorrectly noted the reset was 0x0 (MOSC). 	
		A note on high-current applications was added to the GPIO chapter:	
		For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the VOL value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.	
		A note on Schmitt inputs was added to the GPIO chapter:	
		Pins configured as digital inputs are Schmitt-triggered.	
		The Buffer type on the WAKE pin changed from OD to - in the Signal Tables.	
		 The "Differential Sampling Range" figures in the ADC chapter were clarified. 	
		The last revision of the datasheet (revision 2550) introduced two errors that have now been corrected:	
		 The LQFP pin diagrams and pin tables were missing the comparator positive and negative input pins. 	
		- The base address was listed incorrectly in the FMPRE0 and FMPPE0 register bit diagrams.	
		 Additional minor datasheet clarifications and corrections. 	

Date	Revision	Description
May 2008	2972	 The 108-Ball BGA pin diagram and pin tables had an error. The following signals were erroneously indicated as available and have now been changed to a No Connect (NC): Ball C1: Changed PE7 to NC Ball C2: Changed PE6 to NC Ball D2: Changed PE5 to NC
		 As noted in the PCN, the option to provide VDD25 power from external sources was removed. Use the LDO output as the source of VDD25 input. Additional minor datasheet clarifications and corrections.
July 2008	3108	 Additional minor datasheet clarifications and corrections.
August 2008	3447	 Added note on clearing interrupts to Interrupts chapter. Added Power Architecture diagram to System Control chapter. Additional minor datasheet clarifications and corrections.

About This Document

This data sheet provides reference information for the LM3S2412 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris[®] Peripheral Driver Library User's Guide
- Stellaris[®] ROM User's Guide

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 22.

Table 2. Documentation Conventions

Notation	Meaning	
General Register Notation		
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .	
bit	A single bit in a register.	
bit field	Two or more consecutive and related bits.	
offset 0x <i>nnn</i>	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 45.	

Notation	Meaning
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
R/W1S	Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
Х	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.

Notation	Meaning	
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF	
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.	

1 Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S2000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris family with Bosch CAN networking technology, the golden standard in short-haul industrial networks. The Stellaris[®] LM3S2000 series also marks the first integration of CAN capabilities with the revolutionary Cortex-M3 core.

The LM3S2412 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

In addition, the LM3S2412 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S2412 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 543 for ordering information for Stellaris[®] family devices.

1.1 **Product Features**

The LM3S2412 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 25-MHz operation
 - Hardware-division and single-cycle-multiplication
 - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
 - 30 interrupts with eight priority levels

- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 96 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 32 KB single-cycle SRAM
- General-Purpose Timers
 - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - To trigger analog-to-digital conversions
 - 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
 - ADC event trigger
 - 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger

- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Controller Area Network (CAN)
 - Supports CAN protocol version 2.0 part A/B
 - Bit rates up to 1Mb/s
 - 32 message objects, each with its own identifier mask
 - Maskable interrupt
 - Disable automatic retransmission mode for TTCAN
 - Programmable loop-back mode for self-test operation
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- UART
 - Two fully programmable 16C550-type UARTs with IrDA support

- Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start-bit detection
- Line-break generation and detection
- ADC
 - Single- and differential-input configurations
 - Three 10-bit channels (inputs) when used as single-ended inputs
 - Sample rate of 250 thousand samples/second
 - Flexible, configurable analog-to-digital conversion
 - Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
 - Each sequence triggered by software or internal event (timers, analog comparators, PWM or GPIO)
 - On-chip temperature sensor
- Analog Comparators
 - Two independent integrated analog comparators
 - Configurable for output to: drive an output pin, generate an interrupt, or initiate an ADC sample sequence
 - Compare external pin input to external pin input or to internal programmable voltage reference
- I²C
 - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
 - Interrupt generation
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- PWM

- One PWM generator blocks, each with one 16-bit counter, two comparators, a PWM generator, and a dead-band generator
- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
- PWM generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified
- Flexible output control block with PWM output enable of each PWM signal
 - PWM output enable of each PWM signal
 - Optional output inversion of each PWM signal (polarity control)
 - Optional fault handling for each PWM signal
 - Synchronization of timers in the PWM generator blocks
 - Synchronization of timer/comparator updates across the PWM generator blocks
 - Interrupt status summary of the PWM generator blocks
- Can initiate an ADC sample sequence
- GPIOs
 - 20-49 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive

- Low interrupt latency; as low as 6 cycles and never more than 12 cycles
- Bit masking in both read and write operations through address lines
- Can initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller

- Debug access via JTAG and Serial Wire interfaces
- Full JTAG boundary scan
- Industrial and extended temperature 100-pin RoHS-compliant LQFP package
- Industrial-range 108-ball RoHS-compliant BGA package

1.2 Target Applications

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 32 represents the full set of features in the Stellaris[®] 2000 series of devices; not all features may be available on the LM3S2412 microcontroller.




Figure 1-1. Stellaris[®] 2000 Series High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S2412 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 543.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 Processor Core (see page 39)

All members of the Stellaris[®] product family, including the LM3S2412 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 39 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

1.4.1.2 System Timer (SysTick) (see page 42)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 47)

The LM3S2412 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex[™]-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 30 interrupts.

"Interrupts" on page 47 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S2412 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control. On the LM3S2412, PWM motion control functionality can be achieved through:

- Dedicated, flexible motion control hardware using the PWM pins
- The motion control features of the general-purpose timers using the CCP pins

PWM Pins (see page 443)

The LM3S2412 PWM module consists of one PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

CCP Pins (see page 191)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

To handle analog signals, the LM3S2412 microcontroller offers an Analog-to-Digital Converter (ADC).

For support of analog signals, the LM3S2412 microcontroller offers two analog comparators.

1.4.3.1 ADC (see page 244)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S2412 ADC module features 10-bit conversion resolution and supports three input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

1.4.3.2 Analog Comparators (see page 431)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S2412 microcontroller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering

logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

1.4.4 Serial Communications Peripherals

The LM3S2412 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module
- One I²C module
- One CAN unit

1.4.4.1 UART (see page 277)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S2412 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 1.5625 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 318)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S2412 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (see page 355)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S2412 controller includes one I^2C module that provides the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I^2C bus can be designated as either a master or a slave. The I^2C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I^2C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.4.4 Controller Area Network (see page 390)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, now it is used in many embedded control applications (for example, industrial or medical). Bit rates up to 1Mb/s are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kb/s at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information. The LM3S2412 includes one CAN units.

1.4.5 System Peripherals

1.4.5.1 **Programmable GPIOs** (see page 143)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is comprised of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 20-49 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 480 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

1.4.5.2 Three Programmable Timers (see page 185)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers

or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 221)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S2412 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 119)

The LM3S2412 static random access memory (SRAM) controller supports 32 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 120)

The LM3S2412 Flash controller supports 96 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 45)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S2412 controller can be found in "Memory Map" on page 45. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 50)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 61)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 478
- Signal Tables" on page 480
- "Operating Characteristics" on page 504
- "Electrical Characteristics" on page 505
- "Package Information" on page 516

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex™-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram

Figure 2-1. CPU Block Diagram



2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 40. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex[™]-M3 Technical Reference Manual* does not apply to Stellaris[®] devices. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 41. This is similar to the non-ETM version described in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] *Cortex*[™]-*M3 Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S2412 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

Facilitates low-latency exception and interrupt handling

- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

2.2.6.1 Interrupts

The *ARM*® *Cortex*[™]-*M3 Technical Reference Manual* describes the maximum number of interrupts and interrupt priorities. The LM3S2412 microcontroller supports 30 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris® devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
16	COUNTFLAG	R/W	0	Count Flag
				Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	CLKSOURCE	R/W	0	Clock Source
				Value Description
				0 External reference clock. (Not implemented for Stellaris microcontrollers.)
				1 Core clock
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.
1	TICKINT	R/W	0	Tick Interrupt
				Value Description
				0 Counting down to 0 does not generate the interrupt request to the NVIC. Software can use the COUNTFLAG to determine if ever counted to 0.
				1 Counting down to 0 pends the SysTick handler.
0	ENABLE	R/W	0	Enable
				Value Description
				0 Counter disabled.
				1 Counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value

of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	RELOAD	W1C	-	Reload Value to load into the SysTick Current Value Register when the counter reaches 0.

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C	-	Current Value
				Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care.
				This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S2412 controller is provided in Table 3-1 on page 45.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™*-M3 Technical Reference Manual*.

Table 3-1. Memory Map^a

Start	End	Description	For details on registers, see page
Memory			
0x0000.0000	0x0001.7FFF	On-chip flash ^b	123
0x0001.8000	0x1FFF.FFFF	Reserved	-
0x2000.0000	0x2000.7FFF	Bit-banded on-chip SRAM ^c	123
0x2000.8000	0x21FF.FFFF	Reserved	-
0x2200.0000	0x220F.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	119
0x2210.0000	0x3FFF.FFFF	Reserved	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer	223
0x4000.1000	0x4000.3FFF	Reserved	-
0x4000.4000	0x4000.4FFF	GPIO Port A	150
0x4000.5000	0x4000.5FFF	GPIO Port B	150
0x4000.6000	0x4000.6FFF	GPIO Port C	150
0x4000.7000	0x4000.7FFF	GPIO Port D	150
0x4000.8000	0x4000.8FFF	SSI0	329
0x4000.9000	0x4000.BFFF	Reserved	-
0x4000.C000	0x4000.CFFF	UART0	284
0x4000.D000	0x4000.DFFF	UART1	284
0x4000.E000	0x4001.FFFF	Reserved	-
Peripherals			•
0x4002.0000	0x4002.07FF	I2C Master 0	368
0x4002.0800	0x4002.0FFF	I2C Slave 0	381
0x4002.1000	0x4002.3FFF	Reserved	-
0x4002.4000	0x4002.4FFF	GPIO Port E	150
0x4002.5000	0x4002.5FFF	GPIO Port F	150
0x4002.6000	0x4002.6FFF	GPIO Port G	150
0x4002.7000	0x4002.7FFF	GPIO Port H	150
0x4002.8000	0x4002.8FFF	PWM	449
0x4002.9000	0x4002.FFFF	Reserved	-
0x4003.0000	0x4003.0FFF	Timer0	196
0x4003.1000	0x4003.1FFF	Timer1	196
0x4003.2000	0x4003.2FFF	Timer2	196
0x4003.3000	0x4003.7FFF	Reserved	-

Start	End	Description	For details on registers, see page
0x4003.8000	0x4003.8FFF	ADC	251
0x4003.9000	0x4003.BFFF	Reserved	-
0x4003.C000	0x4003.CFFF	Analog Comparators	431
0x4003.D000	0x4003.FFFF	Reserved	-
0x4004.0000	0x4004.0FFF	CAN0 Controller	402
0x4004.1000	0x400F.CFFF	Reserved	-
0x400F.D000	0x400F.DFFF	Flash control	123
0x400F.E000	0x400F.EFFF	System control	70
0x400F.F000	0x41FF.FFFF	Reserved	-
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
0x4400.0000	0xDFFF.FFFF	Reserved	-
Private Peripheral B	JS		1
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.3000	0xE000.DFFF	Reserved	-
DxE000.E000 0xE000.EFFF		Nested Vectored Interrupt Controller (NVIC)	ARM® Cortex™-M3 Technical Reference Manual
0xE000.F000	0xE003.FFFF	Reserved	-
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	
0xE004.1000	0xFFFF.FFFF	Reserved	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 47 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 30 interrupts (listed in Table 4-2 on page 48).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You also can group priorities by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Exception Type	Vector Number	Priority ^a	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.

Table 4-1. Exception Types

Exception Type	Vector Number	Priority ^a	Description
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 48 lists the interrupts on the LM3S2412 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
0-15	-	Processor exceptions
16	0	GPIO Port A
17	1	GPIO Port B
18	2	GPIO Port C
19	3	GPIO Port D
20	4	GPIO Port E
21	5	UART0
22	6	UART1
23	7	SSI0
24	8	12C0
25	9	PWM Fault
26	10	PWM Generator 0
27-29	11-13	Reserved
30	14	ADC Sequence 0
31	15	ADC Sequence 1
32	16	ADC Sequence 2
33	17	ADC Sequence 3
34	18	Watchdog timer
35	19	Timer0 A
36	20	Timer0 B
37	21	Timer1 A
38	22	Timer1 B

Vector Number	Interrupt Number (Bit in Interrupt Registers)	Description
39	23	Timer2 A
40	24	Timer2 B
41	25	Analog Comparator 0
42	26	Analog Comparator 1
43	27	Reserved
44	28	System Control
45	29	Flash Control
46	30	GPIO Port F
47	31	GPIO Port G
48	32	GPIO Port H
49-54	33-38	Reserved
55	39	CAN0
56-63	40-47	Reserved

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.


The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.

5.1 Block Diagram





5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 51. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 57 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 512 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 52. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 54.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 54. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 57.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 160) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 170) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 171) have been set to 1.

Recovering a "Locked" Device

Note: Performing the below sequence will cause the nonvolatile registers discussed in "Nonvolatile Register Programming" on page 122 to be restored to their factory default values. The mass erase of the flash memory caused by the below sequence occurs prior to the nonvolatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the \overline{RST} signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

- **12.** Release the \overline{RST} signal.
- 13. Wait 400 ms.
- 14. Power-cycle the device.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 56. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® *Cortex*TM-*M3 Technical Reference Manual* and the ARM® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011100111100, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register.

5.4 **Register Descriptions**

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 57. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register,

the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 60 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 60 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 60 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this

register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 60 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 59 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 59 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 59. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format




5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 60. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS

Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 60. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 61
- Local control, such as reset (see "Reset Control" on page 61), power (see "Power Control" on page 64) and clock control (see "Clock Control" on page 64)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 67

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see "RST Pin Assertion" on page 61.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 62.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 62.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 63.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 63.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 **RST** Pin Assertion

The external reset pin (\mathbb{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 50). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 21-9 on page 514.

6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the \overline{RST} input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the \overline{RST} input may be used with the circuit as shown in Figure 6-1 on page 62.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\overline{RST}) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 21-10 on page 515.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external \overline{RST} input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 21-11 on page 515.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 67). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 21-12 on page 515.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The watchdog reset timing is shown in Figure 21-13 on page 515.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register. Figure 6-2 on page 64 shows the power architecture.

Note: On the printed circuit board, use the LDO output as the source of VDD25 input. In addition, the LDO requires decoupling capacitors. See "On-Chip Low Drop-Out (LDO) Regulator Characteristics" on page 506.





6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:


- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator (MOSC): The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 79).
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.

The internal system clock (SysClk), is derived from any of the four sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four ($3 \text{ MHz} \pm 30\%$). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

Figure 6-3 on page 66 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be programmatically enabled/disabled. The ADC clock signal is automatically divided down to 16 MHz for proper ADC operation. The PWM clock signal is a synchronous divide by of the system clock to provide the PWM circuit with more range.

Figure 6-3. Main Clock Tree



a. Control provided by RCC register bit/field.

b. Control provided by RCC register bit/field or RCC2 register bit/field, if overridden with RCC2 register bit USERCC2.

c. Control provided by RCC2 register bit/field.d. Also may be controlled by DSLPCLKCFG when in deep sleep mode.

Note: The figure above shows all features available on all Stellaris® Fury-class devices.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the RCC register (see page 79) describes the available crystal choices and default programming values.

Software configures the RCC register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation** (**PLLCFG**) register (see page 83). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

The Crystal Value field (XTAL) on page 79 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 79 and page 84).

6.1.4.5 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 21-6 on page 508). During the relock time, the affected PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the **RCC/RCC2** register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

■ **Deep-Sleep Mode.** Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.

- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the **Raw Interrupt Status (RIS**) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 69 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	71
0x004	DID1	RO	-	Device Identification 1	87
0x008	DC0	RO	0x007F.002F	Device Capabilities 0	89
0x010	DC1	RO	0x0111.71BF	Device Capabilities 1	90
0x014	DC2	RO	0x0307.1013	Device Capabilities 2	92
0x018	DC3	RO	0x8F07.87C3	Device Capabilities 3	94
0x01C	DC4	RO	0x0000.00FF	Device Capabilities 4	96
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	73
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	74
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	115
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	116
0x048	SRCR2	R/W	0x0000000	Software Reset Control 2	118
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	75
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	76
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	77
0x05C	RESC	R/W	-	Reset Cause	78
0x060	RCC	R/W	0x078E.3AD1	Run-Mode Clock Configuration	79
0x064	PLLCFG	RO	-	XTAL to PLL Translation	83
0x070	RCC2	R/W	0x0780.2810	Run-Mode Clock Configuration 2	84
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	97
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	103

Offset	Name	Туре	Reset	Description	See page
0x108	RCGC2	R/W	0x0000000	Run Mode Clock Gating Control Register 2	109
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	99
0x114	SCGC1	R/W	0x0000000	Sleep Mode Clock Gating Control Register 1	105
0x118	SCGC2	R/W	0x0000000	Sleep Mode Clock Gating Control Register 2	111
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	101
0x124	DCGC1	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 1	107
0x128	DCGC2	R/W	0x0000000	Deep Sleep Mode Clock Gating Control Register 2	113
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	86

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

Dev	ice Iden	tificatio	on 0 (DI	D0)													
Offse	e 0x400F.E et 0x000 RO, reset																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	reserved		VER			res	erved			I	1	CL	ASS	1	1	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	1	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	-			MA	JOR	-			MINOR							-	
Type Reset	RO	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	RO -	
E	Bit/Field Na			ne	Ту	/pe	Reset	Des	Description								
31			reserv	ved	R	80	0	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	f a reserv			
30:28			VER		RO		0x1	DID0 Version									
								This field defines the DID0 register format version. The version number is numeric. The value of the VER field is encoded as follows:									
								Valu	Value Description								
								0x1	Seco	nd versi	ion of the	e DID0 re	egister fo	ormat.			
	27:24		reserv	ved	R	20	0x0	Soft	ware sho	ould not	relv on t	he value	of a res	erved bit	t To prov	/ide	
21.24							ene -	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	23:16		CLAS	SS	R	80	0x1	Dev	ice Class	S							
								The CLASS field value identifies the internal design from which all mask sets are generated for all devices in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR or MINOR fields require differentiation from prior devices. The value of the CLASS field is encoded as follows (all other encodings are reserved):								e CLASS process of MINOR	
								Valu	ue Desc	ription							
								0x1	Stella	aris® Fu	ry-class	devices.					
								0.01	Otone	uno© i u	ry-01033	ucvicco.					

Bit/Field	Name	Туре	Reset	Description			
15:8	MAJOR	RO	-	Major Revision			
				This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:			
				Value Description			
				0x0 Revision A (initial device)			
				0x1 Revision B (first base layer revision)			
				0x2 Revision C (second base layer revision)			
				and so on.			
7:0	MINOR	RO	-	Minor Revision			
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:			
				Value Description			
				0x0 Initial device, or a major revision update.			
				0x1 First metal layer change.			
				0x2 Second metal layer change.			
				and so on.			

Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Offse	0x400F.E t 0x030 R/W, rese).7FFD													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1				1 I	rese	erved		1	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I			·	reser	ved	1		r	r	1	ï	BORIOR	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
31:2 reserved RO 0x0 Software should not rely on the value of a compatibility with future products, the value preserved across a read-modify-write operation.								value of	a reserv	•						
	1		BORI	OR	R/	W	0	BO	R Interrup	ot or Res	set					
							This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interrupt is signaled.						lf set, a			
	0		reserv	ved	R	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	

Brown-Out Reset Control (PBORCTL)

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$).

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Type R0	Base Offse	0x400F.E t 0x034		DI (LDOI	PCTL)												
Type RO R		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 <td></td> <td></td> <td></td> <td></td> <td>•</td> <td></td> <td></td> <td></td> <td>rese</td> <td>erved</td> <td></td> <td>•</td> <td></td> <td></td> <td>•</td> <td>•</td> <td></td>					•				rese	erved		•			•	•	
Type RO <																	
Type Ro <		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset 0 <td></td> <td></td> <td></td> <td></td> <td>•</td> <td>rese</td> <td>rved</td> <td>•</td> <td></td> <td></td> <td></td> <td></td> <td>•</td> <td>VA</td> <td>DJ</td> <td>•</td> <td>. </td>					•	rese	rved	•					•	VA	DJ	•	.
31:6 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 5:0 VADJ R/W 0x0 LDO Output Voltage This field sets the on-chip output voltage. The programming values for the VADJ field are provided below. Value V _{OUT} (V) 0x00 2.50 0x01 2.45 0x02 2.40 0x03 2.35 0x04 2.30 0x05 2.25 0x06-0x3F Reserved 0x1B 2.75 0x1C 2.70 0x1D 2.65 0x1D 2.65 0x1E 2.60																	
5:0 VADJ R/W 0x0 LDO Output Voltage This field sets the on-chip output voltage. The programming values for the VADJ field are provided below. Value Vout Value Vout Vout Vout 0x00 2.50 0x01 2.45 0x02 2.40 0x03 2.35 0x04 2.30 0x05 2.25 0x06-0x3F Reserved 0x1B 2.75 0x1B 2.75 0x1C 2.70 0x1D 2.65 0x1E 2.60	E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
This field sets the on-chip output voltage. The programming values for the VADJ field are provided below.ValueV _{OUT} (V)0x002.500x012.450x022.400x032.350x042.300x052.250x06-0x3FReserved0x1B2.750x1C2.700x1D2.650x1E2.60	compatibility with future products, the value of a reserved bit should																
the VADJ field are provided below. Value V _{OUT} (V) 0x00 2.50 0x01 2.45 0x02 2.40 0x03 2.35 0x04 2.30 0x05 2.25 0x06-0x3F Reserved 0x1B 2.75 0x1C 2.70 0x1D 2.65 0x1E 2.60		5:0		VAC)J	R/	W	0x0	LDC	Output	Voltage						
0x002.500x012.450x022.400x032.350x042.300x052.250x06-0x3FReserved0x1B2.750x1C2.700x1D2.650x1E2.60														age. The	progran	nming va	lues for
0x012.450x022.400x032.350x042.300x052.250x06-0x3FReserved0x1B2.750x1C2.700x1D2.650x1E2.60									Val	ue	V _{OUT} (V))					
0x022.400x032.350x042.300x052.250x06-0x3FReserved0x1B2.750x1C2.700x1D2.650x1E2.60									0x0	00	2.50						
0x03 2.35 0x04 2.30 0x05 2.25 0x06-0x3F Reserved 0x1B 2.75 0x1C 2.70 0x1D 2.65 0x1E 2.60											2.45						
0x042.300x052.250x06-0x3FReserved0x1B2.750x1C2.700x1D2.650x1E2.60																	
0x052.250x06-0x3FReserved0x1B2.750x1C2.700x1D2.650x1E2.60																	
0x06-0x3F Reserved 0x1B 2.75 0x1C 2.70 0x1D 2.65 0x1E 2.60																	
0x1B 2.75 0x1C 2.70 0x1D 2.65 0x1E 2.60																	
0x1C 2.70 0x1D 2.65 0x1E 2.60												a					
0x1D 2.65 0x1E 2.60																	
0x1E 2.60																	

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Base Offse	/ Interru 0x400F.E t 0x050 RO, reset	000	us (RIS) .0000)												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved						1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					PLLLRIS		rese	rved		BORRIS	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	U	0	0	0	U	0	0	0	0
Bit/Field Name Type Reset Description																
	31:7 n		reserved		RO		0	com	patibility	ould not r with futu cross a re	re produ	ucts, the	value of	a reserv		
	6		PLLLF	ิสเร	R	C	0	PLL	Lock Ra	aw Interru	ıpt Statı	IS				
								This	bit is se	t when th	e PLL 1	READY T	imer ass	serts.		
5:2 reserved RO 0 Software should not rely on the va compatibility with future products, f preserved across a read-modify-w							ucts, the	value of	a reserv							
1 BORRIS RO 0 Brown-Out Reset Raw Interrupt Statu								upt Statu	s							
								This bit is the raw interrupt status for any brown-out conditions. If a brown-out condition is currently active. This is an unregistered s from the brown-out detection circuit. An interrupt is reported if the Bo bit in the IMC register is set and the BORIOR bit in the PBORCTL reg is cleared.						d signal BORIM		
0 reserved RO 0 Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.																

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask	Control	(IMC)
----------------	---------	-------

Base 0x400F.E000 Offset 0x054

Type R/W, res	set 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		1	ı –				rese	rved			I	1	I	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	45	14	13	12	44	10	0	0	7	6	5	4	2	2	1	0
ſ	15	14	1	12	11	10	9	8	7	6	5	4	3	- 2	· ·	0
					reserved				1	PLLLIM		rese	erved		BORIM	reserved
Туре	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	R/W	RO 0	RO	RO	RO 0	R/W 0	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Тур	e	Reset	Des	cription							
	o 4 -							0 6					,		- -	
	31:7		reserv	ved	RC	J	0			ould not r with futu						
preserved across a read-r												operatio				
	6		PLLL	.IM	R/V	N	0	PLL	Lock In	terrupt M	ask					
								This	hit sne	cifies whe	other a c	urrent lir	nit detec	tion is n	romoted	to a
									•	errupt. If				•		
										wise, an i	-	•	•			
	5:2		reserv	ved	RC)	0			ould not r						
									• •	with futu cross a re	•	-			/ed bit si	nould be
								pres	erveu a	CIUSS a 10	cau-mou	ing-write	operatio	<i>л</i> п.		
1 BORIM R/W 0 Brown-Out Reset Interrupt Mask																
								This	bit spe	cifies whe	ether a b	rown-ou	t conditio	on is pro	moted to	a
										errupt. If				•		
								othe	erwise, a	n interrup	ot is not	generate	ed.			
															-	
	0		reserv	ved	RC	נ	0			ould not r v with futu					•	
									• •		•	-				iouiu be
preserved across a										ing winte	sperate					

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 75).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000 Offset 0x058 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1		, ,		1 I	rese	rved	1 1		r	í		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•		reserved		· ·		I	PLLLMIS		rese	rved		BORMIS	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	RO	RO	RO	RO	R/W1C	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					-		-	-								
В	it/Field		Nam	ne	Тур	e	Reset	Des	cription							
	31:7 reserved		ved	RC)	0	com	patibility	ould not r y with futu	re prod	ucts, the	value of	a reserv			
6 PLLLMIS			MIS	R/W	1C	0	PLL	Lock M	lasked Inte	errupt S	Status					
										t when the 1 to this b		_{READY} tim	er asserl	s. The ir	nterrupt is	cleared
	5:2		reser	ved	RC)	0						value of	a reserv	•	
1 BORMIS R/W1C 0 BOR Masked Inter				ed Interrup	ot Statu	s										
							The	BORMIS	s is simply	the BO	RRIS AN	Ded with	n the ma	sk value,	BORIM.	
0		reser	ved	RC)	0	com	patibilit	ould not r with futu	re prod	ucts, the	value of	a reserv	•		

Reset Cause (RESC)

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Base Offse	0x400F.E t 0x05C R/W, rese	000	30)													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I		1		1 1	J		rese	rved			1	1 1	1		
Туре	RO	RO	RO	RO 0	RO	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO
Reset	0	0	0	0	0	0	0	0	0	0	U	0	0	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•	rese	rved					LDO	SW	WDT	BOR	POR	EXT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	-	-	-	-	-	-
E	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
	5		LDO	С	R/	W	-	LDO Reset								
									en set, in erated a			circuit h	as lost re	egulatior	and has	8
	4		SM	/	R/	W	-	Soft	ware Re	set						
								Whe	en set, in	dicates	a softwa	re reset	is the ca	use of th	e reset e	event
	3		WD	Т	R/	W	-	Wat	chdog Ti	mer Res	set					
								Whe	en set, in	dicates	a watcho	log rese	t is the c	ause of t	he reset	event.
	2		BOI	R	R/	W	_	Brov	wn-Out F	Reset						
								Whe	en set in	dicates :	a brown-	out rese	t is the c	ause of	the reset	tevent
								When set, indicates a brown-out reset is the cause of the reset event.								
	1		PO	R	R/	W	-	Pow	er-On R	eset						
								Whe	en set, in	dicates	a power-	on reset	is the ca	ause of t	he reset	event.
	0		EX	т	R/	W	-	Exte	ernal Res	set						
								When set, indicates an external reset ($\overline{\mathtt{RST}}$ assertion) is the cause of the reset event.								

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)

Offse	0x400F.E t 0x060 R/W, rese		E.3AD1	,	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	rese	l erved	ı	ACG		SYS	DIV	r 1	USESYSDIV	reserved	USEPWMDIV		PWMDIV	r	reserved
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	resei	rved	PWRDN	reserved	BYPASS	reserved	I	ХТ	TAL	1	osc	SRC	res	erved	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	1	0	0	0	1
	Bit/Field 31:28		Nan		Ty R		Reset 0x0		cription ware sh	ould not	rely on t	he value	of a res	served bit	. To prov	vide
compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									nould be							
	27		AC	G	R/	W	0	Auto	Clock	Gating						
								Gat	ing Con	trol (SC	GCn) reg	system i gisters ar gisters if	nd Deep	o-Sleep-l	Node Cl	ock

Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The $\ensuremath{\textbf{RCGCn}}$ registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description					
26:23	SYSDIV	R/W	0xF	System Clock Divisor					
				Specifies which divisor is used to generate the system clock from the PLL output.					
				The PLL VCO frequency is 400 MHz.					
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)					
				0x0 reserved reserved					
				0x1 /2 reserved					
				0x2 /3 reserved					
				0x3 /4 reserved					
				0x4 /5 reserved					
				0x5 /6 reserved					
				0x6 /7 reserved					
				0x7 /8 25 MHz					
				0x8 /9 22.22 MHz					
				0x9 /10 20 MHz					
				0xA /11 18.18 MHz					
				0xB /12 16.67 MHz					
				0xC /13 15.38 MHz					
				0xD /14 14.29 MHz					
				0xE /15 13.33 MHz					
				0xF /16 12.5 MHz (default)					
				When reading the Run-Mode Clock Configuration (RCC) register (see page 79), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source.					
22	USESYSDIV	R/W	0	Enable System Clock Divider					
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.					
21	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
20	USEPWMDIV	R/W	0	Enable PWM Clock Divisor					
				Use the PWM clock divider as the source for the PWM clock.					

Bit/Field	Name	Туре	Reset	Description
19:17	PWMDIV	R/W	0x7	PWM Unit Clock Divisor
				This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from the system clock.
				Value Divisor
				0x0 /2
				0x1 /4
				0x2 /8
				0x3 /16
				0x4 /32
				0x5 /64
				0x6 /64
				0x7 /64 (default)
16:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13	PWRDN	R/W	1	PLL Power Down
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
				Note: The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly. While the ADC works in a 14-18 MHz range, to maintain a 1 M sample/second rate, the ADC must be provided a 16-MHz clock source.
10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description		
9:6	XTAL	R/W	0xB	Crystal Valu	e	
					ecifies the crystal value attach r this field is provided below.	ned to the main oscillator. The
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL
				0x0	1.000	reserved
				0x1	1.8432	reserved
				0x2	2.000	reserved
				0x3	2.4576	reserved
				0x4	3.5795	545 MHz
				0x5	3.686	64 MHz
				0x6	4	MHz
				0x7	4.09	6 MHz
				0x8	4.915	52 MHz
				0x9	51	MHz
				0xA	5.12	2 MHz
				0xB	6 MHz (n	eset value)
				0xC		4 MHz
				0xD		28 MHz
				0xE		MHz
				0xF	8.19	2 MHz
5:4	OSCSRC	R/W	0x1	Oscillator S	ource	
				Picks amon	g the four input sources for th	e OSC. The values are:
				Value Inpu	t Source	
				0x0 Mair	n oscillator	
				0x1 Inter	nal oscillator (default)	
				0x2 Inter	nal oscillator / 4 (this is neces	ssary if used as input to PLL)
				0x3 30 k	Hz internal oscillator	
3:2	reserved	RO	0x0	compatibility	ould not rely on the value of a with future products, the value of a cross a read-modify-write operation of the second se	ue of a reserved bit should be
1	IOSCDIS	R/W	0	Internal Osc	illator Disable	
				0: Internal c	scillator (IOSC) is enabled.	
				1: Internal c	scillator is disabled.	
0	MOSCDIS	R/W	1	Main Oscilla	ator Disable	
				0: Main osc	illator is enabled .	
				1: Main osc	illator is disabled (default).	

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 79).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation	(PLLCFG)
-------------------------	----------

Base 0x400F.E000

Offset 0x064 Type RO, reset -

1,900	110,1000	•														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		1			1	1 1	rese	erved		1		1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reser	ved				I	F		1 1 1	I	I		r	R	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	-	-	-	-	-	-	-	-	-	-	-	-	-	-
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:14		reserv	ved	R	0	0x0	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	13:5		F		R	0	-	PLL	F Value							
								This	s field spe	ecifies th	ie value	supplied	to the P	'LL's F ir	iput.	
	4:0		R		R	0	-	PLL	. R Value							

This field specifies the value supplied to the PLL's R input.

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the **RCC** equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the **RCC2** register occupy the same bit positions as they do within the **RCC** register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

Offse	0x400F.E0 t 0x070 R/W, reset).2810													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	USERCC2	rese	erved			SYS	DIV2		1				reserved			
Type Reset	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 1	R/W	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
1	15 reserv	14	13 PWRDN2	12 reserved	11 BYPASS2	10	9 I I rese	8 nved	7	6	5 OSCSRC2	4	3	2 rese	1 nved	0
Туре	RO	RO	R/W	RO	R/W	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO
Reset	0	0	1	0	1	0	0	0	0	0	0	1	0	0	0	0
E	Bit/Field		Nam	e	Тур	be	Reset	Des	cription							
	31		USER	CC2	R/	N	0	Use	RCC2							
								Whe	en set, o	verrides	the RCC	registe	r fields.			
	30:29		reserv	/ed	R	r	0x0	Soff	ware sh	ould not	rely on th	ne value	of a rese	rved hit		vide
	00.20		SYSDIV2				0,0	com	npatibility	with fut	ure produ	ucts, the	value of a operation	a reserv		
	28:23		SYSDIV2		R/	N	0x0F	Sys	tem Cloc	k Diviso	r					
								•	cifies wh . output.	ich divis	or is use	d to gen	erate the	system	clock fro	om the
								The	PLL VC	O freque	ency is 40	00 MHz.				
								add muo the	itional div ch lower f RCC reg	visor val requenc ister SY	ues. This cies durin	s permits og Deep coding o	er SYSDIN s the syste Sleep mo of 1111 pro provides	em clock de. For wides /1	k to be ri example	un at e, where
	22:14		reserv	ved	R	C	0x0	com	npatibility	with fut	ure produ	ucts, the	of a rese value of a operatior	a reserv	•	
	13		PWRD	0N2	R/	N	1	Pow	ver-Dowr	1 PLL						
								Whe	en set, p	owers do	own the F	PLL.				
	12		reserv	ved	R	C	0	com	npatibility	with fut	ure produ	ucts, the	of a rese value of a operatior	a reserv	•	
	11		BYPAS	SS2	R/	N	1	Вур	ass PLL							
							Whe	en set, b	passes	the PLL	for the c	clock sour	ce.			

Run-Mode Clock Configuration 2 (RCC2)

Bit/Field	Name	Туре	Reset	Description
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	OSCSRC2	R/W	0x1	Oscillator Source
				Picks among the input sources for the OSC. The values are:
				Value Description
				0x0 Main oscillator (MOSC)
				0x1 Internal oscillator (IOSC)
				0x2 Internal oscillator / 4
				0x3 30 kHz internal oscillator
				0x7 Reserved
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)

Base 0x400F.E000

Offset 0x144 Type R/W, reset 0x0780.0000

	<u>.</u>		~~	~~	c-		<u></u>	c ·			<i>c</i> ·	~ ~			<i>.</i> -	4.5
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		reserved				DSDI	VORIDE						reserved			
Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved						DSOSCSR	ċ		rese	erved	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO
Reset	0	0	0	0	U	0	0	U	0	U	U	0	U	0	U	0
					-		-	_								
E	it/Field		Nan	ne	Тур	be	Reset	Des	cription							
	31:29		reser	ved	R	С	0x0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bi	t. To prov	/ide
											•	-	value of		ved bit sh	nould be
								pres	served a	cross a r	read-mo	dify-write	e operatio	on.		
	28:23		DSDIVC	RIDE	R/	W	0x0F	Divi	der Field	l Overrid	le					
								6-bi	t system	divider f	field to o	verride w	/hen Dee	en-Sleen	occurs v	with PI I
								runr						p cleep		
	00.7					~	00	0.4				h l		a second de la la	· •	d al a
	22:7		reser	vea	R	5	0x0						of a res			
													operatio			
	.		DOOOO		5.4			0								
	6:4		DSOSC	SRC	R/	vv	0x0		ck Sourc							
								Spe	cifies the	e clock s	ource du	uring De	ep-Sleep	mode.		
								Val	ue Desc	ription						
								0x0		RIDE						
											the the es	cillator o	lock sour	reo is do	no	
								0x1							ne.	
								UXI								
											12 MHz	oscillato	r as sour	ce.		
								0x3	30kH	lz						
									Use	30 kHz i	nternal o	oscillator				
								0x7	Rese	erved						
	3:0		reser	ved	R	С	0x0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bi	t. To prov	/ide
					com	patibility	with fut	ure prod	ucts, the	value of	a reserv	•				
					preserved across a read-modify-write operation.											

Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

Base Offse	ice Ide 0x400F et 0x004 RO, res		on 1 (DI	D1)												
r	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		VE	R	•		F	AM .				•	PAR	TNO			
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 1
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PINCOUNT				reserved				TEMP	•	PI	KG	ROHS	QI	JAL
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO -	RO -	RO -	RO -	RO -	RO 1	RO -	RO -
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:28		VE	R	R	0	0x1	DID	1 Versio	n						
								is nı	umeric.		e of the v			sion. The ded as fo		
								Valu	ue Des	cription						
								0x1	Seco	ond versi	on of the	e DID1 re	egister fo	ormat.		
27:24 FAM RO 0x0 Family																
		FAM					Lum	inary M		uct portf	olio. The		the device s encode			
								Valu	ue Des	cription						
								0x0		aris famil mal part				t is, all de ⁄/3S.	vices w	ith
	23:16		PART	NO	R	0	0x59	Part	Numbe	r						
														rice withir		
									ue Des		,			0	,	
								0x5	9 LM3	S2412						
	15:13		PINCO	UNT	R	0	0x2	Pac	kage Pir	n Count						
														evice pac e reserve		he value
								Valı	ue Des	cription						
								0x2		pin or 10	8-ball pa	ackade				
												0-				

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	-	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Commercial temperature range (0°C to 70°C)
				0x1 Industrial temperature range (-40°C to 85°C)
				0x2 Extended temperature range (-40°C to 105°C)
4:3	PKG	RO	-	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 SOIC package
				0x1 LQFP package
				0x2 BGA package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ			1	1		1	1 1	SRA	MSZ	1	1	1	ı	1	1	T
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ	1		1	1	1	ı	т г	FLAS	I SHSZ	I	ı	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
;	31:16		SRAN	ISZ	R	0	0x007F		AM Size cates the	e size of	the on-c	hip SRA	M memo	ory.		
								Val 0x0	ue De 107F 32	scription KB of SI						
	15:0		FLASI	HSZ	R	0	0x002F	Flas	h Size							
								Indi	cates the	e size of	the on-c	hip flash	memory	/.		
								Val	ue De	scription	l					

Device Capabilities 1 (DC1)

Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	reserved			1	CAN0		reserved		PWM		reserved		ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		MINS	YSDIV		rese	rved	MAXA	DCSPD	MPU	reserved	TEMPSNS	PLL	WDT	SWO	SWD	JTAC
Type eset	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:25		cano		R	0	0	com	patibilit		ire produ	ucts, the	value of	erved bit. f a reserv on.		
	24		CAN	10	R	0	1	CAN	I Modul	e 0 Prese	ent					
					When set, indicates that CAN unit 0 is pre						s preser	ıt.				
	23:21		reserv	ved	R	0	0	com	patibilit		ire produ	ucts, the	value of	erved bit f a reserv on.		
	20		PW	М	R	0	1	PW	M Modu	le Preser	nt					
								Whe	en set, i	ndicates t	hat the F	PWM mo	odule is	present.		
	19:17		reserv	ved	R	0	0	com	patibilit		ire produ	ucts, the	value of	erved bit f a reserv on.		
	16		AD	C	R	0	1	ADC	C Modul	e Presen	t					
								Whe	en set, i	ndicates t	hat the A	ADC mo	dule is p	oresent.		
	15:12		MINSY	SDIV	R	0	0x7	Syst	em Clo	ck Divide	r					
								hard	lware-d		. See the	e RCC re	egister f	The rese or how to		
								Valu	ue Des	cription						
								0.7	Sno	cifies a 24		o oly with		divider of	0	

Bit/Field	Name	Туре	Reset	Description
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	MAXADCSPD	RO	0x1	Max ADC Speed
				Indicates the maximum rate at which the ADC samples data.
				Value Description
				0x1 250K samples/second
7	MPU	RO	1	MPU Present
1	WI O	NO	I	
				When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manual for details on the MPU.
6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	TEMPSNS	RO	1	Temp Sensor Present
				When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Offse	0x400F.I t 0x014 RO, rese	E000 et 0x0307.1	013													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	rved			COMP1	COMP0		1	reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0			•	reserved			•	SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1
E	Bit/Field		Nam	ie	Тур	be	Reset	Des	cription							
	31:26		reserv	ved	R	C	0	com	patibility	with fut	rely on tl ure produ ead-mod	ucts, the	value of	a reserv	•	
	25		СОМ	P1	R	C	1	Ana	og Corr	parator	1 Presen	t				
								Whe	en set, ir	dicates	that anal	og comp	arator 1	is prese	nt.	
	24		COMP0		COMP0 RO		1	Ana	og Corr	parator	0 Presen	t				
			COMP0 reserved					Whe	en set, ir	dicates	that anal	og comp	arator 0	is prese	nt.	
	23:19		reserv	/ed	R	D	0	com	patibility	with fut	rely on tl ure produ ead-moo	ucts, the	value of	a reserv	•	
	18		TIME	R2	R	C	1	Time	er 2 Pre	sent						
								Whe	en set, ir	dicates	that Gen	eral-Pur	oose Tirr	ner modu	ıle 2 is p	resent.
	17		TIME	R1	R	C	1	Time	er 1 Pre	sent						
								Whe	en set, ir	ndicates	that Gen	eral-Purp	pose Tim	ner modu	ule 1 is p	resent.
	16		TIME	R0	R	C	1	Time	er 0 Pre	sent						
								Whe	en set, ir	dicates	that Gen	eral-Purp	oose Tim	ner modu	ule 0 is p	resent.
	15:13		reserv	/ed	R	C	0	com	patibility	with fut	rely on tl ure produ read-mod	ucts, the	value of	a reserv		
	12		I2C	0	R	C	1	I2C	Module	0 Preser	nt					
								Whe	en set, ir	dicates	that I2C	module () is pres	ent.		

Bit/Field	Name	Туре	Reset	Description
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	RO	1	SSI0 Present
				When set, indicates that SSI module 0 is present.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	RO	1	UART1 Present
				When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

July 25, 2008

Device Capabilities 3 (DC3)

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Base Offse	e 0x400F.E et 0x018 RO, reset	E000	7.87C3	,													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	32KHZ		reserved		CCP3	CCP2	CCP1	CCP0			reserved			ADC2	ADC1	ADC0	
Type Reset	RO 1	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	PWMFAULT		reser	ved		C1PLUS	C1MINUS	C00	COPLUS	C0MINUS	•	rese	rved		PWM1	PWM0	
Type Reset	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	
E	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription								
	31		32KH	IZ	R	0	1	32K	Hz Input	Clock A	vailable						
When set, indic 32-KHz input cl											an even (CCP pin	is prese	ent and c	an be us	ed as a	
	30:28		reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.														
	27		CCP	3	R	0	1	CCI	P3 Pin Pi	resent							
								Whe	en set, in	dicates t	hat Capt	ure/Con	npare/PV	VM pin 3	is prese	ent.	
	26		CCP	2	R	0	1	CCI	P2 Pin P	resent							
								Whe	en set, in	dicates t	hat Capt	ure/Con	npare/PV	VM pin 2	is prese	ent.	
	25		CCP	1	R	0	1	CCI	P1 Pin P	resent							
								Whe	en set, in	dicates t	hat Capt	ure/Con	npare/PV	VM pin 1	is prese	ent.	
	24		CCP	0	R	0	1	CCI	P0 Pin P	resent							
								Whe	en set, in	dicates t	hat Capt	ure/Con	npare/PV	VM pin 0) is prese	ent.	
	23:19		reserv	ed	R	0	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	18		ADC	2	R	0	1	1 ADC2 Pin Present									
								Whe	en set, in	dicates t	hat ADC	pin 2 is	present				
	17		ADC	1	R	0	1	ADO	C1 Pin Pi	resent							
								Whe	en set, in	dicates t	hat ADC	pin 1 is	present	•			
	16		ADC	0	R	0	1	ADO	C0 Pin P	resent							
							1 ADC0 Pin Present When set, indicates that ADC pin 0 is present.										

Bit/Field	Name	Туре	Reset	Description
15	PWMFAULT	RO	1	PWM Fault Pin Present
				When set, indicates that the PWM Fault pin is present.
14:11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10	C1PLUS	RO	1	C1+ Pin Present
				When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present
				When set, indicates that the analog comparator 1 (-) input pin is present.
8	C00	RO	1	C0o Pin Present
				When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present
				When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present
				When set, indicates that the analog comparator 0 (-) input pin is present.
5:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	PWM1	RO	1	PWM1 Pin Present
				When set, indicates that the PWM pin 1 is present.
0	PWM0	RO	1	PWM0 Pin Present
				When set, indicates that the PWM pin 0 is present.

Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Туре	RO, reset	0x0000.	00FF													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l							rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r	1	ſ	reser		·	т т		GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
В	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	0	0	com	patibility		ure produ	ucts, the	value of	erved bit a reserv on.		
7 GPIOH RO 1 GPIO Port H Present																
When set, indicates that GPIO Port H is present.																
	6		GPIO	G	R	0	1	GPI	O Port G	Presen	t					
								Whe	en set, in	dicates t	that GPI	O Port G	is prese	ent.		
	5		GPIC)F	R	0	1	GPI	O Port F	Present						
								Whe	en set, in	dicates t	that GPI	O Port F	is prese	nt.		
	4		GPIC	Ε	R	0	1	GPI	O Port E	Present	t					
								Whe	en set, in	dicates t	that GPI	O Port E	is prese	ent.		
	3		GPIO	D	R	0	1	GPI	O Port D	Present	t					
								Whe	en set, in	dicates t	that GPI	O Port D	is prese	ent.		
	2		GPIC	C	R	0	1	GPI	O Port C	Present	t					
								Whe	en set, in	dicates t	that GPI	O Port C	is prese	ent.		
	1		GPIC	B	R	0	1	GPI	O Port B	Present	t					
								Whe	en set, in	dicates t	that GPI	O Port B	is prese	ent.		
	0		GPIC	A	R	0	1	GPI	O Port A	Present	t					
								Whe	en set, in	dicates t	that GPI	O Port A	is prese	ent.		

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C

Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offset	0x400F.E t 0x100 R/W, rese	000	C		logiotoi	0 (110	,									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1	reserved			1	CAN0		reserved		PWM		reserved		ADC
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		rese	rved			MAXA	DCSPD		reser	ved	•	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
31:25 reserved RO 0 Software should not rely on the value of a reserved bit. T compatibility with future products, the value of a reserved preserved across a read-modify-write operation.																
24 CAN0 R/W 0 CAN0 Clock Gating Control																
This bit controls the clock gating a clock and functions. Otherwise																
:	23:21		reserv	ved	R	0	0	com	patibilit	ould not r with futu cross a re	re prod	ucts, the	value of	f a reserv		
	20		PWI	M	R/	W	0	PW	M Clock	Gating C	ontrol					
	20 PWM R/W 0 PWM Clock Gating Control This bit controls the clock gating for the PWM module. If set, the unit is unclocked a disabled. If the unit is unclocked, a read or write to the unit generate a bus fault.											d and				
19:17 reserved RO 0 Software should not rely on the val compatibility with future products, to preserved across a read-modify-weight of the company.									ucts, the	value of	f a reserv					
	16		ADO	С	R/	W	0	ADO	C0 Clocl	k Gating C	ontrol					
								rece disa	eives a d	trols the cl clock and f the unit is	function	s. Other	wise, the	e unit is u	Inclocke	d and

Run Mode Clock Gating Control Register 0 (RCGC0)

Bit/Field	Name	Туре	Reset	Description
15:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	MAXADCSPD	R/W	0	ADC Sample Speed
				This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows:
				Value Description
				0x1 250K samples/second
				0x0 125K samples/second
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E t 0x110 R/W, rese		00040		g		,									
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1	reserved			1	CAN0		reserved		PWM		reserved	•	ADC
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	R/W	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	•		rese	erved			ΜΑΧΑΙ	DCSPD		reser	ved	•	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	it/Field		Nan	ne	Ту	be	Reset	Des	cription							
31:25 reserved RO 0 Software should not rely on the value of a reserved bit. To preserved across a read-modify-write operation.																
24 CAN0 R/W 0 CAN0 Clock Gating Control																
This bit controls the clock gating for a clock and functions. Otherwise, the										•						
	23:21		reser	ved	R	С	0	com	patibility	ould not r / with futu cross a re	re prod	ucts, the	value of	a reserv	•	
	20		PW	М	R/	W	0	PW	M Clock	Gating C	ontrol					
20 PWM R/W 0 PWM Clock Gating Control This bit controls the clock gating receives a clock and functions disabled. If the unit is unclocked a bus fault.										s. Other	wise, the	e unit is ι	inclocked	and		
	19:17 reserved RO								Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	16		AD	с	R/	W	0	ADO	CO Clock	Gating C	Control					
								rece disa	eives a c	trols the c lock and t the unit is	function	s. Other	wise, the	e unit is ι	inclocked	and

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
15:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	MAXADCSPD	R/W	0	ADC Sample Speed
				This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows:
				Value Description
				0x1 250K samples/second
				0x0 125K samples/second
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F.E t 0x120 R/W, rese		00040													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	reserved				CAN0		reserved		PWM		reserved		ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	erved			MAXA	DCSPD		reser	ved		WDT	· · · ·	reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
В	lit/Field		Nar	ne	Ту	pe	Reset	Des	cription							
31:25 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should lipreserved across a read-modify-write operation. 24 CAN0 R/W 0 CAN0 Clock Gating Control																
24 CAN0 R/W 0 CAN0 Clock Gating Control																
			CANU R/W U CANUCIOCK Gating Control This bit controls the clock gating for CAN unit 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.													
:	23:21		reser	ved	R	0	0	com	patibilit	ould not r y with futu icross a re	re produ	ucts, the	value o	f a reserv		
	20		PW	Μ'	R/	W	0	PW	M Clock	Gating C	ontrol					
20 PWM R/W 0 PWM Clock Gating Control This bit controls the clock gating for the PWM module. If set, the u receives a clock and functions. Otherwise, the unit is unclocked a disabled. If the unit is unclocked, a read or write to the unit genera a bus fault.											d and					
	19:17		reser	ved	R	0	0	com	patibilit	ould not r with futu cross a re	re produ	ucts, the	value o	f a reserv		
	16		AD	С	R/	W	0	ADO	CO Clock	k Gating C	ontrol					
								rece disa	eives a c	trols the cl clock and f the unit is	function	s. Other	wise, the	e unit is u	nclocke	d and

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

Bit/Field	Name	Туре	Reset	Description
15:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	MAXADCSPD	R/W	0	ADC Sample Speed
				This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows:
				Value Description
				0x1 250K samples/second
				0x0 125K samples/second
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F. t 0x104 R/W, res	E000 set 0x00000	0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	rved			COMP1	COMP0		1	reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		12C0			1	reserved		1	1	SSI0	rese	erved	UART1	UART0
Туре	RO	RO	RO 0	R/W 0	RO 0	RO	RO	RO 0	RO	RO 0	RO 0	R/W	RO 0	RO 0	R/W 0	R/W
Reset	0	0	U	U	0	0	0	U	0	U	U	0	0	U	U	0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
31:26 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation. 25 COMP1 R/W 0 Analog Comparator 1 Clock Gating																
	25		СОМ	P1	R/	W	0	Ana	log Com	parator	1 Clock (Gating				
		25 COMP1 R/W 0 Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, the receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will gener a bus fault.											d and			
	24		СОМ	P0	R/	W	0	Ana	log Com	parator	0 Clock (Gating				
								rece disa	ives a c	lock and	function	s. Otherv	vise, the	mparator e unit is ι es to the ι	inclocke	d and
23:19 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.																
	18		TIME	R2	R/	W	0	Time	er 2 Clo	ck Gating	g Control					
								lf se uncl	t, the ur ocked a	iit receiv nd disat	es a cloc	k and fur	nctions.	Purpose Otherwis ed, reads	se, the u	nit is

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F. t 0x114 R/W, res	E000 set 0x00000	0000		C	·										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		, ,	rese	rved	1		COMP1	COMP0			reserved		r	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0			•	reserved		l	•	SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	be	Reset	Des	cription							
31:26 reserved RO 0 Software sho compatibility preserved ac											ure produ	ucts, the	value of	a reserv	•	
25 COMP1 R/W 0 Analog Comparator 1 Clock Gating																
	25 COMP1 R/W 0 Analog Comparator 1 Clock Gating This bit controls the clock gating for analog comparator 1. If set, receives a clock and functions. Otherwise, the unit is unclocked disabled. If the unit is unclocked, reads or writes to the unit will ge a bus fault.										d and					
	24		COM	P0	R/	W	0	Ana	log Com	parator	0 Clock (Gating				
24 COMP0 R/W 0 Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, th receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will ger a bus fault.											d and					
compatibility wi									Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	18		TIME	R2	R/	W	0	Time	er 2 Cloc	k Gating	g Control					
								lf se uncl	t, the un ocked a	it receiv nd disab	clock gat es a cloc bled. If the bus fault.	k and fu	nctions.	Otherwis	se, the u	nit is

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset	0x400F. t 0x124 R/W, res	.E000 set 0x00000	000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			rese	rved	· ·		COMP1	COMP0		•	reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0	'		•	reserved		1	•	SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ie	Тур	be	Reset	Des	cription							
:	31:26		reserv	/ed	R	D	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv	•	
25 COMP1		P1	R/W 0		Ana	Analog Comparator 1 Clock Gating										
								rece disa	eives a c	lock and	clock gati function unclock	s. Other	wise, the	· unit is ι	inclocke	d and
	24		СОМ	P0	R٨	N	0	Ana	log Com	parator	0 Clock (Gating				
								rece disa	eives a c	lock and	clock gati function unclocke	s. Other	wise, the	unit is u	inclocke	d and
:	23:19		reserv	/ed	R	D	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	a reserv	•	
	18		TIME	R2	R/\	N	0	Time	er 2 Cloo	k Gating	g Control					
								lf se uncl	t, the un ocked a	it receiv nd disab	clock gat es a cloc led. If the ous fault.	k and fu	nctions.	Otherwis	se, the u	nit is

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Bit/Field	Name	Туре	Reset	Description
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x108 R/W, rese	000	00000		logiotoi	2 (110	002)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		1				1 I	rese	erved	1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset		0			0							0			0	
г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				resei					GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
10000	0	Ŭ	°,	0	Ū	Ū	C C	Ŭ	Ū	Ū	Ū	Ū	Ū	Ū.	Ū	0
В	it/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reser	ved	R	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7		GPIC	ЭН	R/	W	0	Por	t H Clock	Gating	Control					
								cloc	s bit cont k and fui unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	nd disat	oled. If
	6		GPIC	G	R/	W	0	Por	t G Clock	Gating	Control					
								cloc	bit cont k and fui unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	nd disat	oled. If
	5		GPIC	DF	R/	W	0	Por	t F Clock	Gating	Control					
								cloc	bit cont k and fui unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	nd disat	oled. If
	4		GPIC	DE	R/	W	0	Por	t E Clock	Gating	Control					
								cloc	bit cont k and fui unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	nd disat	oled. If

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base Offse	0x400F.E t 0x118 R/W, rese	000	00000	Control	rtogiot	0. 2 (0	0002)									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[· ·		1		1		1 1	rese	erved	I						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	U	0	0	0	0	0	U	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese					GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
10000	0	Ū	Ū	Ū	Ū	Ū	Ū	Ū	Ū	Ū	Ū	Ū	0	0	Ū	Ū
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7		GPIC	ЭН	R/	W	0	Por	t H Clock	Gating	Control					
								cloc	s bit cont k and fui unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	ind disat	led. If
	6		GPIC)G	R/	W	0	Por	t G Clock	Gating	Control					
								cloc	s bit cont k and fui unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	ind disat	led. If
	5		GPIC	DF	R/	W	0	Por	t F Clock	Gating	Control					
								cloc	s bit cont k and fui unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	ind disat	led. If
	4		GPIC	DE	R/	W	0	Por	t E Clock	Gating	Control					
								cloc	s bit cont k and fui unit is un	nctions.	Otherwis	e, the u	nit is unc	locked a	ind disat	led. If

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offse	0x400F.E t 0x128 R/W, rese	000	00000			log.old		, ,								
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r		1				1 1	rese	erved	I		1	r I		ſ	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	0	0	0	U	0	U	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
l				rese	1				GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reber	0	Ū	Ŭ	0	Ū	Ū	Ū	Ū	Ũ	Ū	Ū	Ũ	Ū	Ū	Ū	Ŭ
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7		GPIC	ЭН	R/	W	0	Por	t H Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwis	se, the u	nit is unc	locked a	and disat	oled. If
	6		GPIC	G	R/	W	0	Por	t G Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwis	se, the u	nit is unc	locked a	and disat	oled. If
	5		GPIC	DF	R/	W	0	Por	t F Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwis	se, the u	nit is unc	locked a	and disat	oled. If
	4		GPIC	DE	R/	W	0	Por	t E Clock	Gating	Control					
								cloc	s bit cont k and fu unit is un	nctions.	Otherwis	se, the u	nit is unc	locked a	and disat	oled. If

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•	reserved	'		' I	CAN0		reserved		PWM		reserved		ADC
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Î		I		ſ	res	erved	1		1 1		1	WDT		reserved	
e et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bi	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
3	31:25		reserv	ved	R	D	0	com	patibilit	ould not r with futu cross a re	re prod	ucts, the	value o	f a reserv		
	24		CAN	10	R/\	N	0	CAN	10 Rese	t Control						
								Res	et contr	ol for CAN	l unit 0.					
2	23:21		reserv	ved	R	0	0	com	patibilit	ould not r y with futu cross a re	re prod	ucts, the	value o	f a reserv	•	
	20		PWI	М	R/\	N	0	PWI	M Rese	t Control						
								Res	et contr	ol for PWI	1 modu	lle.				
	19:17		reserv	ved	R	C	0	com	patibilit	ould not r with futu cross a re	re prod	ucts, the	value o	f a reserv	•	
	16		AD	C	R/\	N	0	ADC	0 Rese	t Control						
								Res	et contr	ol for SAR	ADC r	nodule 0.				
	15:4		reserv	ved	R	C	0	com	patibilit	ould not r with futu cross a re	re prod	ucts, the	value o	f a reserv		
	3		WD	т	R/\	N	0	WD ⁻	T Reset	Control						
								Res	et contr	ol for Wate	chdog ι	ınit.				
	2:0		reserv	ved	R	C	0	Soft	ware sh	ould not r	ely on t	he value	of a res	erved bit	. To prov	ride

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offset 0x044 Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		i i	rese	rved	ſ		COMP1	COMP0	ſ		reserved	Í		TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	 R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W 0	 R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[reserved		I2C0	ſ		1	reserved			1	SSI0	rese	erved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
Reser	0	Ū	0	0	0	Ū	0	0	Ū	0	Ū	0	Ū	0	Ū	0
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:26		reserv	ved	R	C	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv		
	25		СОМ	P1	R/\	N	0	Ana	log Comp	0 1 Res	et Contro	d				
								Res	et contro	for ana	alog com	parator 1				
	24		СОМ	P0	R/\	N	0	Ana	log Comp	0 Res	et Contro	d				
								Res	et control	l for ana	alog com	parator 0).			
	23:19		reserv	ved	R	C	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv	•	
	18		TIME	R2	R/\	N	0	Time	er 2 Rese	et Contr	ol					
								Res	et contro	l for Ge	neral-Pur	pose Tin	ner moo	dule 2.		
	17		TIME	R1	R/\	N	0	Time	er 1 Rese	et Contr	ol					
								Res	et contro	l for Ge	neral-Pur	pose Tin	ner moo	dule 1.		
	16		TIME	R0	R/\	N	0	Time	er 0 Rese	et Contr	ol					
								Res	et control	l for Ge	neral-Pur	pose Tin	ner moo	dule 0.		
	15:13		reserv	ved	R	C	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv		
	12		I2C	0	R/\	N	0	12C0) Reset C	Control						
								Res	et contro	for I2C	Cunit 0.					
	11:5		reserv	ved	R	C	0	com	patibility	with fut	rely on th ure produ read-mod	ucts, the	value of	f a reserv	•	
	4		SSI	0	R/\	N	0	SSI) Reset (Control						
								Res	et contro	l for SS	l unit 0.					

Bit/Field	Name	Туре	Reset	Description
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Reset Control
				Reset control for UART unit 1.
0	UART0	R/W	0	UART0 Reset Control
				Reset control for UART unit 0.

Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the Device Capabilities 4 (DC4) register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	rved	1		1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved	•			GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	patibility	ould not	ure prod	ucts, the	value of	a reserv		
								pres	served a	cross a r	ead-mod	dify-write	operation	on.		
	7		GPIC	ЭН	R/	W	0	Port	H Rese	t Control						
								Res	et contro	ol for GP	IO Port I	Η.				
	6		GPIC		R/	~~/	0	Dort		t Control						
	0		GFIC	90	r./	vv	0					2				
								Res	et contro	ol for GP	IO Port (j.				
	5		GPIC	OF	R/	W	0	Port	F Rese	t Control						
								Res	et contro	ol for GP	IO Port F	₹.				
	4		GPIC	DE	R/	W	0	Port	E Rese	t Control						
								Res	et contro	ol for GP	IO Port F	=				
					_											
	3		GPIC	DD	R/	W	0			t Control						
								Res	et contro	ol for GP	IO Port I	Э.				
	2		GPIC	C	R/	W	0	Port	C Rese	t Control						
								Res	et contro	ol for GP	IO Port (С.				
	1		GPIC)B	R/	Ŵ	0	Port	B Rese	t Control						
			0.10		10	••	Ũ			ol for GP		3				
								1100	or contro							
	0		GPIC	DA	R/	W	0	Port	A Rese	t Control						
								Res	et contro	ol for GP	IO Port A	۹.				


7 Internal Memory

The LM3S2412 microcontroller comes with 32 KB of bit-banded SRAM and 96 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1 on page 119 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.





7.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

7.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 520 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two pairs of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed and contents of the memory block are prohibited from being accessed as data.

The policies may be combined as shown in Table 7-1 on page 120.

Table 7-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection	
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode	
		is used to protect code.	

FMPPEn	FMPREn	Protection
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0		Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 122.

7.3 Flash Memory Initialization and Configuration

7.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

7.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

7.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the ERASE bit is cleared.

7.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

7.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by user programming, but can be restored to their factory default values by performing the sequence described in the section called "Recovering a "Locked" Device" on page 55. The mass erase of the main flash array caused by the sequence is performed prior to restoring these registers.

In addition, the **USER_REG0**, **USER_REG1**, and **USER_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 7-2 on page 122 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0008	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_DBG	0x7510.0000	FMD

Table 7-2. Flash Resident Registers^a

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris[®] device.

7.4 Register Map

Table 7-3 on page 123 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Offset	Name	Туре	Reset	Description	See page
Flash Reg	gisters (Flash Control Of	fset)			_
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	124
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	125
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	126
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	128
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	129
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	130
Flash Reg	gisters (System Control (Offset)			
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	132
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	132
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	133
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	133
0x140	USECRL	R/W	0x18	USec Reload	131
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	134
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	135
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	136
0x204	FMPRE1	R/W	0x0000.FFFF	Flash Memory Protection Read Enable 1	137
0x208	FMPRE2	R/W	0x0000.0000	Flash Memory Protection Read Enable 2	138
0x20C	FMPRE3	R/W	0x0000.0000	Flash Memory Protection Read Enable 3	139
0x404	FMPPE1	R/W	0x0000.FFFF	Flash Memory Protection Program Enable 1	140
0x408	FMPPE2	R/W	0x0000.0000	Flash Memory Protection Program Enable 2	141
0x40C	FMPPE3	R/W	0x0000.0000	Flash Memory Protection Program Enable 3	142

Table 7-3. Flash Register Map

7.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

	t 0x000 R/W, rese	et 0x000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1		r	r r	reserved	1	1				1	1	OFFSET
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	Γ	1	1	r 1	I	1 1	OFF	SET	I	ſ	I	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type R/W																
	31:17		reser	ved	R	0	0x0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	vide hould be
	16:0		OFFS	SET	R/	W	0x0	Add	ress Offs	set						
								non	ress offs volatile r for detai	egisters	(see "No	nvolatile	Registe		•	

Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000 Type R/W, reset 0x0000 (

July 25, 2008

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flas	h Mem	ory Dat	a (FMD)												
Offse	0x400F.[t 0x004 R/W, rese	0000 et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		ſ	I	[r 1	1	г г	DA	ATA					r	ſ	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1					DA	ATA				1	1		·
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:0		DAT	A	R/	W	0x0	Data	a Value							
								Data	a value fo	or write o	operation	۱.				

July 25, 2008

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 124). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 125) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flas	h Mem	ory Cor	ntrol (FN	AC)												
Offse	0x400F.E et 0x008 R/W, rese		0.0000	ŗ												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	1		1	1 1	WR	KEY		1	1	1	1 1		
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	wo
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ļ		erved		ļ				COMT	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/FieldNameTypeResetDescription31:16WRKEYWO0x0Flash Write Key															
31:16 WRKEY WO 0x0 Flash Write Key This field contains a write key, which is used to minimize the incider of accidental flash writes. The value 0xA442 must be written into thi field for a write to occur. Writes to the FMC register without this write value are ignored. A read of this field returns the value 0. 15:4 reserved RO 0x0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should														to this WRKEY		
	15:4		reser	vea	R	0	UXU	com		with futu	ure prod	ucts, the	value o	f a reserv		
	3		CON	ΛT	R/	W	0	Con	nmit Reg	ister Val	ue					
									nmit (writ	, 0	•		nvolatile	storage.	A write	of 0 has
								prev		nmit acc	ess is co	omplete,	a 0 is re	ss is prov eturned; o ed.		
								This	s can tak	e up to 5	50 µs.					
	2		MERA	ASE	R/	W	0	Mas	s Erase	Flash M	emory					
									is bit is s e of 0 ha					device is	all eras	ed. A
								prev	ious ma	ss erase	access	is comp	lete, a 0	access is is returne ete, a 1 is	ed; othe	rwise, if
								This	s can tak	e up to 2	250 ms.					

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 μs.

July 25, 2008

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Т уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	r	1		i i reser	ved	r	1	r	1	1	ı –	PRIS	ARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	sit/Field		Nam	ne	Tv	pe	Reset	Des	cription							
_																
	31:2		reserv	ved	R	0	0x0			ould not	,					
										with futu	•				/ed bit sł	nould b
								pres	served a	cross a r	ead-moo	dify-write	operation	on.		
	1		PRI	S	R	0	0	Prog	grammin	g Raw Ir	nterrupt	Status				
								Thio	bit india	ates the	ourront	ototo of I	ho prog	romming	ovolo If	oot th
										g cycle c				0		-
										ed. Progr	•					
									•	nrough th						
								page	e 126).	-		-			-	
				~	_	~			_							
	0		ARI	S	R	0	0	Acce	ess Raw	Interrup	t Status					
								This	bit indic	ates if the	e flash w	as improj	perly acc	essed. If	set, the	program
										ss the fla						-
										Read En	•				-	
									•	nable (Fl	,	0	s. Other	wise, no	access h	nas tried

to improperly access the flash.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

Flash Controller Interrupt Mask (FCIM)

This register controls whether the flash controller generates interrupts to the controller.

Offse	0x400F.D t 0x010 R/W, rese		0.0000	,	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	1		· ·		rved		1			1	1	1
Туре	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1	1			reser	ved			1			1	PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	31:2		Nan reser	ved	R	pe O	Reset 0x0	Soft com pres	patibility served a	with futu cross a r	ead-moo	ucts, the lify-write	value of	a reserv	•	vide hould be
	1		PMA	SK	R	v	0	This to th to th	s bit cont ne contro	rols the i ller. If se ller. Othe		of the p	g-genera	ited inter	rupt is p	t status romoted sed from
	0		AMA	SK	R/	W	0	Acc	ess Inter	rupt Ma	sk					
								cont cont	troller. If	set, an a	reporting access-g , interrup	enerated	l interrup	ot is pron	noted to	the

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000 28 27 25 24 22 20 19 17 16 31 30 29 26 23 21 18 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 10 9 7 6 3 2 11 8 5 4 1 0 PMISC AMISC reserved RO RO R/W1C R/W1C RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Name Туре Reset Description 31:2 RO 0x0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PMISC R/W1C 0 Programming Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because a programming cycle completed and was not masked. This bit is cleared by writing a 1. The PRIS bit in the FCRIS register (see page 128) is also cleared when the PMISC bit is cleared. 0 AMISC R/W1C 0 Access Masked Interrupt Status and Clear This bit indicates whether an interrupt was signaled because an improper access was attempted and was not masked. This bit is cleared by writing a 1. The ARIS bit in the FCRIS register is also cleared when the AMISC bit is cleared.

7.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USe	c Reloa	ad (USI	ECRL)													
Offse	0x400F.E t 0x140 R/W, res															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1				т т	rese	rved	1			1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[r	I	rese	rved		т т			I	r	US	EC	r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x0	com	patibility	ould not with futu cross a re	ure produ	ucts, the	value of	a reserv	•	
	7:0		USE	C	R/	W	0x18	Mici	rosecond	l Reload	Value					
									z -1 of th grammed	e control 1.	ler clock	when th	ne flash i	s being (erased o	r
								If the	e maxim	um syste	em frequ	ency is b	eing use	d, USEC	should b	be set to

0x18 (24 MHz) whenever the flash is being erased or programmed.

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFF.FFFF



31:0 READ_ENABLE R/W

0xFFFFFFFF Flash Read Enable

Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 96 KB of flash.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400

Note: This register is aliased for backwards compatability.


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (FMPREn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

R/W

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFF.FFF



31:0 PROG_ENABLE

0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Enables 96 KB of flash.

Register 10: User Debug (USER_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

Base Offse	0x400F.E t 0x1D0	•	R_DBG)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		I				1 1		DATA			1			I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•			I	DA	TA			•	•			DBG1	DBG0
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
Reset							1									0
в	lit/Field		Nam	he	Ty	ne	Reset	Des	cription							
			Han	10	. ,		110001	200	Jonption							
	31		NV	V	R/	W	1	Use	er Debug	Not Writ	ten					
								Spe	cifies that	at this 32	-bit dwo	rd has no	ot been v	written.		
	30:2		DAT	-^	R/		(1FFFFF		er Data							
	30.2		DAI	A	K/	vv 0x		-r Use	er Data							
									ntains the		ta value	. This fie	ld is initi	alized to	all 1s ar	nd can
								0,								
	1		DBC	3 1	R/	W	1	Deb	oug Conti	rol 1						
								The	DBG1 bi	t must b	e 1 and 1	DBG0 mu	st be 0 f	or debug	g to be a	vailable.
	0		DBG	G O	R/	w	0	Deb	oug Conti	rol 0						
								The	DBG1 bi	t must be	e 1 and 1	DBG0 mu	st be 0 f	or debud	to be a	vailable.
															,	

Register 11: User Register 0 (USER_REG0), offset 0x1E0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Use	r Regist	er 0 (U	ISER_R	EG0)												
Offse	0x400F.E t 0x1E0 R/W, rese		F.FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1		, , , , , , , , , , , , , , , , , , ,		1 I		DATA			1	r 1		1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		I	1	ı ı I		1 1		ATA			1	I		1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W
	it/Field	I	Nam	·	Ту	·	Reset		cription	I	I	I	I	I	I	1
	31		NM	/	R/	N	1	Not	Written							
								Spe	cifies tha	at this 32	-bit dwo	rd has n	ot been v	written.		
	30:0		DAT	A	R/	W 0	x7FFFFFI	FF Use	er Data							
									tains the		ta value	. This fie	ld is initi	alized to	all 1s ar	nd can

Register 12: User Register 1 (USER_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

Use	r Regist	ter 1 (U	ISER_R	EG1)												
Offse	0x400F.E t 0x1E4 R/W, rese		F.FFFF													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[NW		1		r r I		· ·		DATA			1	r 1		1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r		1		г г 1		1 1	DA	ATA			1	1 I	ſ	1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W
	' Bit/Field	I	Nam		Тур		Reset		cription	I	I	I	I	I	I	I
	31		NW	1	R/	N	1	Not	Written							
								Spe	cifies tha	it this 32	-bit dwo	rd has n	ot been v	written.		
	30:0		DAT	A	R/	N 0>	7FFFFF	F Use	r Data							
									tains the		ta value	. This fie	ld is initi	alized to	all 1s ar	nd can

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offse	0x400F.E t 0x204 R/W, rese		0.FFFF														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ĺ			1 1				т г	READ_	ENABLE				1	1	1		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	READ_ENABLE																
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	
В	8it/Field		Nam	е	Ту	pe	Reset	Des	cription								
	31:0		READ_ENABLE		R/	W 0:	V 0x0000FFFF		Flash Read Enable								
	Enables 2-KB flash blocks to be executed or read. The policies may combined as shown in the table "Flash Protection Policy Combination																

Value

Description 0x0000FFFF Enables 96 KB of flash.

Flash Memory Protection Read Enable 1 (FMPRE1)

Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offse	0x400F.I t 0x208 R/W, res	E000 et 0x000	0.0000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ĺ	READ_ENABLE																
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		READ_ENABLE										'					
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	Bit/Field Name Type Reset				Des	cription											
	31:0		READ_ENABLE		R/	N (0x00000000) Flas	Flash Read Enable								
								Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".									

Value

Description 0x0000000 Enables 96 KB of flash.

Flash Memory Protection Read Enable 2 (FMPRE2)

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

	t 0x20C R/W, res	et 0x0000	0.0000														
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ſ	READ_ENABLE																
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	READ_ENABLE																
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Name		Тур	Type R		Des	Description								
	31:0		READ_ENABLE		R/\	N (0x0000000) Flash Read Enable								
	Enables 2-KB flash blocks to be executed or read. The policies may b combined as shown in the table "Flash Protection Policy Combinations											2					

Value

Description 0x0000000 Enables 96 KB of flash.

Flash Memory Protection Read Enable 3 (FMPRE3)

Base 0x400F.E000

Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000 Offset 0x404 Type R/W, reset 0x0000.FFFF

	,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	I	I		1 1	PROG_	ENABLE		1	T	1	1	1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		ſ	1	I	r	ſ	T T	PROG_	ENABLE	ſ	I	T	1	1	T	-	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
F	Bit/Field Name Type Reset								cription								
L			Indii		i y	þe	Reset	Des	cription								
	31:0	F	PROG_ENABLE		R/	R/W 0x0000F		F Flas	Flash Programming Enable								
									Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".								
								Value Description									

0x0000FFFF Enables 96 KB of flash.

Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Offset 0x408 Type R/W, reset 0x0000.0000 31 30 25 29 28 27 26 24 23 22 21 20 19 18 17 16 PROG ENABLE R/W Туре 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 1 PROG ENABLE R/W R/M R/W R/W R/M R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description PROG_ENABLE 0x00000000 Flash Programming Enable 31:0 R/W Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations". Value Description

0x0000000 Enables 96 KB of flash.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000

Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (FMPREn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000 Offset 0x40C Type R/W, reset 0x0000.0000

,												
31	30	29	28	27	26	25	24	23	22	21	20	19
1		I	I	1	I	1	PROG_I	ENABLE	I	1	1	ı
R/W	R/W	R/W	R/W	R/W	R/W	R/W						
0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3
		•			•	1	PROG_I	ENABLE	•	1	•	, ,
R/W	R/W	R/W	R/W	R/W	R/W	R/W						
0	0	0	0	0	0	0	0	0	0	0	0	0
				-		_ (-					

Bit/Field Name Reset Description Type

PROG_ENABLE 0x00000000 Flash Programming Enable 31:0 R/W

Configures 2-KB flash blocks to be execute only. The policies may be

combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Enables 96 KB of flash.

17

R/W

0

1

R/W

0

18

R/W

0

2

R/W

0

16

R/W

0

0

R/W

0

Туре Reset

Туре Reset

8 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module supports 20-49 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

8.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-1 on page 144). The LM3S2412 microcontroller contains eight ports and thus eight of these physical GPIO blocks.




Figure 8-1. GPIO Port Block Diagram

8.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

8.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 152) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


8.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 151) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-2 on page 145, where u is data unchanged by the write.

Figure 8-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-3 on page 145.

Figure 8-3. GPIODATA Read Example



8.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 153)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 154)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 155)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 156).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 157 and page 158). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt or the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 159).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

8.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 160), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

8.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 160) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 170) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 171) have been set to 1.

8.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

8.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

8.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 8-1 on page 147 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 147 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Digital Output (GPIO) Open Drain Input GPIO) Open Drain Output	GPIO Reg	gister Bit V	alue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	X	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I ² C)	1	X	1	1	Х	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X
Digital Output (PWM)	1	Х	0	1	?	?	?	?	?	?
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	X	X	X
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

Table 8-1. GPIO Pad Configuration Examples

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 8-2. GPIO Interrupt Configuration Example

Register		Pin 2 Bit Va	lue ^a						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	X	X	X	X	X	0	х	Х
GPIOIBE	0=single edge 1=both edges	X	X	X	X	Х	0	Х	X

Register		Pin 2 Bit Val	ue ^a						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		X	X	X	X	1	X	Х
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

8.3 Register Map

Table 8-3 on page 149 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000
- GPIO Port H: 0x4002.7000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable.

Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Table 8-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	151
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	152
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	153
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	154
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	155
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	156
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	157
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	158
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	159
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	160
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	162
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	163
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	164
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	165
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	166
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	167
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	168
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	169
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	170
0x524	GPIOCR	-	-	GPIO Commit	171
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	173
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	174
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	175
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	176
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	177
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	178
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	179
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	180
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	181
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	182

Offs	set	Name	Туре	Reset	Description	See page
0xF	F8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	183
0xFl	FC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	184

8.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 152).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•					rese	rved	1	1		1	•		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		J	1	rese	rved					I	I	DA	TA I	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								

GPIO Data

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 144 for examples of reads and writes.

7:0

DATA


R/W

0x00

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)



-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1	1			rese	rved					ſ	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							DI	R		I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	R/W	R/W 0						
Reset	0	0	U	0	0	0	0	U	0	0	0	0	0	0	0	U

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

The DIR values are defined as follows:

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000

IS

R/W

0x00

GPIC GPIC GPIC GPIC GPIC Offse	Port D b Port E b Port F b Port G b Port G b Port H b t 0x404	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							î î	rese	rved				î I	Ì	Î	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		г г) :	I S I	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	. To prov	/ide

compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Sense

The IS values are defined as follows:

Value Description

0 Edge on corresponding pin is detected (edge-sensitive).

1 Level on corresponding pin is detected (level-sensitive).

7:0

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 153) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 155). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x408 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	I	I	1 1		1 1	rese	r erved	I	1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved					1	1	I	I BE	1	r	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_			-								
B	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription							
31:8 reserved RO 0x00							com	npatibility	with fut	ure prod		value of	f a reserv	t. To prov ved bit sł		
	7:0		IBE	Ξ	R/	W	0x00	0x00 GPIO Interrupt Both Edges								

The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 155).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 153). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40C Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			т т	rese	rved	I	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					I	1	IE	EV	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8 reserved RO 0x00							com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		IE\	/	R/	W	0x00	GPI	O Interru	ipt Even	t					
								The	IEV val	ues are	defined a	as follow	s:			

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The GPIOIM register is the interrupt mask register. Bits set to High in GPIOIM allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000

GPIO GPIO GPIO GPIO GPIO Offse	Port D b Port E b Port F b Port G b	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I			Î	1 1	rese	rved			Ì	1	Ì	Í	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved	Ì	1 1			I		I IN	I 1E I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	Soft	ware she	ould not	rely on t	he value	of a res	erved bit	t. To prov	/ide

compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. IME R/W 0x00

GPIO Interrupt Mask Enable

The IME values are defined as follows:

Value Description

- 0 Corresponding pin interrupt is masked.
- Corresponding pin interrupt is not masked. 1

7:0

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 156). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x414 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 1	rese	rved					1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved						Γ	R	S	1	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	-	0								0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		RIS	6	R	0	0x00	GPI	O Interru	pt Raw :	Status					

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x418 Type RO, reset 0x000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1				rese	rved							
Туре	RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							М	IS	1	ſ	
Type Reset	RO 0															

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	MIS	RO	0x00	GPIO Masked Interrupt Status
				Masked value of interrupt due to corresponding pin.

The MIS values are defined as follows:

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port B b Port C b Port D b Port E b Port F b Port G b Port H b t 0x41C	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	00.5000 00.6000 00.7000 02.4000 02.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		r r				· ·	rese	rved	I		· · · · ·	1		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					I			с I		I	
Туре	RO	RO	RO	RO 0	RO 0	RO 0	RO	RO	W1C 0	W1C	W1C	W1C	W1C 0	W1C 0	W1C 0	W1C
Reset B	⁰ it/Field	0	o Nam	-	Ту	-	0 Reset	0 Des	cription	0	0	0	0	U	0	0
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	ne value ucts, the lify-write	value of	a reserv	•	
	7:0		IC		W	1C	0x00	GPI	O Interru	ipt Clear						
								The	IC valu	es are de	efined as	follows:				
								Valu	ue Desc	ription						
								0	Corr	espondir	iq interru	ipt is una	ffected.			

1 Corresponding interrupt is cleared.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 160) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 170) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 171) have been set to 1.

Important: All GPIO pins are tri-stated by default (**GPIOAFSEL=**0, **GPIODEN=**0, **GPIOPDR=**0, and **GPIOPUR=**0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (**GPIOAFSEL=**1, **GPIODEN=1** and **GPIOPUR=**1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x420 Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1				1 1	rese	rved			1 1	ľ			1
					1											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1	1		1 1		1 1					<u>г г</u>	1			
				rese	erved							AFS	EL			
L					1											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
П	it/Field		Nom		T . <i>a</i>	~~	Deast	Dee	orintian							
D	il/Field		Nam	le	Ту	pe	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	Soft	ware sho	ould not i	rely on t	he value	of a rese	erved bit	. To prov	/ide

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows:
				Value Description
				0 Software control of corresponding GPIO line (GPIO mode).
				 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL , GPIOPUR , and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value

for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIC GPIC GPIC GPIC GPIC GPIC GPIC Offse) Port A b) Port B b) Port C b) Port D b) Port E b) Port F b) Port G b) Port H b) Port H b	pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40	000.4000 000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000		,											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1			1	1 1	rese	erved	I			1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	rese	rved	r	г г			I	1 1	DF	RV2	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	rely on th ure produ ead-mod	ucts, the	value of	a reserv		
	7:0		DRV	/2	R/	W	0xFF	Out	put Pad	2-mA Dr	ive Enab	le				
								Aw	rite of 1 t	o either	GPIODR	4[n] or				aaaand

corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO GPIO GPIO GPIO GPIO GPIO Offse) Port A b) Port B b) Port C b) Port D b) Port E b) Port F b) Port G b) Port H b) Port H b	pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40	000.4000 000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000		,											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1						rese	erved				1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		г г					DF	RV4	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ire produ	ucts, the	of a res value of operation	a reserv		
	7:0		DRV	/4	R/	W	0x00	Out	put Pad	4-mA Dri	ve Enab	le				
													GPIODF			accord

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO GPIO GPIO GPIO GPIO GPIO Offse	 Port B b Port C b Port D b Port E b Port F b Port G b Port H b Port H b t 0x508 	pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40 pase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000		,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1 1	rese	rved			1	r	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1 1					DF	1 2V8	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	С	0x00	com	patibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv	•	
	7:0		DR∖	/8	R/	W	0x00	Out	out Pad	8-mA Dri	ve Enab	le				
										o either ng 8-mA						second

clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 169). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for the I²C clock and data pins should be set to 1 (see examples in "Initialization and Configuration" on page 147).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x50C Type R/W, reset 0x0000.0000 31 28 25 24 19 18 17 30 29 27 26 23 22 21 20 16 reserved RO Туре RO RO RO RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 3 2 0 4 1 ODE reserved RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W R/W Туре 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 0 0 **Bit/Field** Name Туре Reset Description Software should not rely on the value of a reserved bit. To provide 0x00 31:8 reserved RO compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0x00 7:0 ODE R/W Output Pad Open Drain Enable The ODE values are defined as follows:

- 0 Open drain configuration is disabled.
- 1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 167).

GPIO Pull-Up Select (GPIOPUR)

GPIC GPIC GPIC GPIC GPIC GPIC GPIC Offse	Port B b Port C b Port D b Port E b Port E b Port F b Port G b	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	00.5000 00.6000 00.7000 02.4000 02.5000 02.6000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ſ		r I	r	r r	rese	rved					r i		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	J	1 1					PL	JE L			•
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset		U	-	-	-	-	-	-	-	-	-	-	-	-	-	-
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PUI	Ξ	R/	W	-	Pad	Weak P	ull-Up E	nable					
									rite of 1 t bles. The e.					•		

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 166).

GPIO Pull-Down Select (GPIOPDR) GPIO Port A base: 0x4000.4000

GPIC GPIC GPIC GPIC GPIC GPIC Offse) Port C b) Port D b) Port E b) Port F b) Port G b) Port H b t 0x514 R/W, rese	ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4 base: 0x4	002.6000 002.7000 0.0000													
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved					I	I	P	DE			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	rely on tl ure produ ead-mod	ucts, the	value of	a reserv		vide hould be
	7:0		PD	E	R/	W	0x00	Pad	Weak P	ull-Dowr	n Enable					
											PUR[n] of e is effect					

write.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 164).

GPIO Slew Rate Control Select (GPIOSLR)

SRL

R/W

0x00

7:0

GPIC GPIC GPIC GPIC GPIC GPIC Offse) Port B ba) Port C b) Port D b) Port E ba) Port F ba) Port G b	ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4	000.4000 000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000 0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	r	1	r		rese	rved		r	1	1	1	ſ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	rese	rved	I	1 1				I	SI	I RL I	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ıe	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure proc	the value ducts, the odify-write	value o	f a reserv	•	

Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C


Note: Pins configured as digital inputs are Schmitt-triggered.

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x51C Type R/W, reset -

31:8



Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

7:0 DEN R/W

RO

0x00

reserved

Digital Enable The DEN values are defined as follows:

- 0 Digital functions disabled.
- 1 Digital functions enabled.
 - Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 171). Writing 0x1ACC.E551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

GPIC GPIC GPIC GPIC GPIC GPIC GPIC Offse	O Lock) Port A ba) Port B ba) Port C b) Port E ba) Port F ba) Port F ba) Port H b) Port H b 2 Port H b 2 Port H ba) Port H ba) Port K ba) Port H ba)	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.4000 000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1	r	1		1 1	LC	I I CK		1	I	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		ı – – – –		т г	LC	III ICK		I	1	1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	⁰ Bit/Field	0	o Nam	0 Ne	o Ty	o pe	0 Reset	0 Des	0 scription	0	0	0	0	0	0	1
	31:0		LOC	к	R/	w)x0000.000	1 GPI	O Lock							
									rite of the ster for w			551 unio	ocks the (GPIO Co	ommit (G	PIOCR)

A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description

0x0000.0001 locked

0x0000.0000 unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register are committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.

The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the **GPIOCR** register are ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and the corresponding registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x524 Type -, reset -

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		r	1	1	1		1 1	rese	rved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	I erved												
Туре	RO	RO	RO	RO	RO	RO	RO	RO	-	-	-		-	-	-	-	
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-	
В	it/Field		Nan	ne	Ту	ре	Reset	Des	cription								

RO

reserved

0x00

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

31:8

Bit/Field	Name	Туре	Reset	Description
7:0	CR	-	-	GPIO Commit
				On a bit-wise basis, any bit set allows the corresponding GPIOAFSEL bit to be set to its alternate function.
				Note: The default register type for the GPIOCR register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the GPIOCR register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.
				The default reset value for the GPIOCR register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable. Because of this, the default reset value of GPIOCR for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port A base Port B base Port C b Port D b Port E base Port F base	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000				,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1		1		1		1 1	rese	rved	1			r I	Ì	Ì	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1			1		PI	D4	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	it/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:8		reserved			0	0x00	com	patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv	•	
	7:0		PID	4	R	0	0x00	GPI	O Peripl	neral ID F	Register[7:0]				

Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO GPIO GPIO GPIO GPIO GPIO Offsel	Port B b Port C b Port D b Port E b Port F b Port G b Port H b t 0xFD4	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 t 0x0000.	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000	, , , , , , , , , , , , , , , , , , ,		·	,										
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
ſ	1		1 1		1	r	1 1	rese	rved					1	I	,	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			1	rese	rved	J	1 1					PI	D5	1	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nam	e	Ту	ре	Reset	Des	Description								
	31:8	reserved			R	0	0x00	com	patibility	with futu	rely on th ure produ ead-moc	ucts, the	value of	a reserv			
	7:0		PID	5	R	0	0x00	GPI	O Periph	eral ID F	Register[15:8]					

Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port A b Port B b Port C b Port D b Port E b Port E b Port F b Port G b Port H b t 0xFD8 RO, rese	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000			- · · P · · · -	-,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1				1 1	rese	rved	1 1			1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1			1		PI	D6	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserved			0	0x00	com	patibility	ould not i / with futu cross a re	ire produ	ucts, the	value of	f a reserv	•	
	7:0		PID	6	R	0	0x00	GPI	O Peripl	heral ID F	Register[23:16]				

Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO GPIO GPIO GPIO GPIO GPIO Offsei	Port A b Port B b Port C b Port D b Port E b Port F b Port G b Port H b t 0xFDC	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000			onprine	.,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r	I		r I	Ì	i i	rese	rved	1			r I	Ì	r	Ì
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	•						PI	D7	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8	reserved			R	0	0x00	com	patibility	ould not i with futu cross a re	ire produ	ucts, the	value of	a reserv	•	
	7:0		PID7 RO					GPI	O Peripł	neral ID F	Register[31:24]				

Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)



Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIC GPIC GPIC GPIC GPIC GPIC GPIC Offse	 Port A b Port B b Port C b Port D b Port E b Port E b Port F b Port G b Port H b Port H b toxFE4 RO, rese 	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I			1		rese	rved		1			1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	U	0	0	0	0	0	0	0	0	0	0	0	0	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved				-		•	PII	D1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserved			RO		com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.							
	7:0		PID	1	R	0	0x00	GPI	O Periph	eral ID I	Register[[15:8]				
								Can	he user	l by soft	vare to i	dentify th	ne nrese	nce of th	is nerinh	eral

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.


GPIO Peripheral Identification 2 (GPIOPeriphID2)



Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)



Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO GPIO GPIO GPIO GPIO GPIO GPIO Offse) Port A b) Port B b) Port C b) Port D b) Port E b) Port F b) Port G b) Port H b) Port H b (xFF0) RO, rese 	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1		rese	rved						1	1
Туре	RO 0	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	0	0	U	0	0	0	0	0	0	U	0	0	U	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	•	· ·					CI	D0		•	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1
Reset				0	0			0								
Reset	0		0	ne	o Ty	0	0	0 Des Soft com	o cription ware sho patibility	0 Duld not with fut	o rely on th	o ne value ucts, the	1 of a reso value of	1 erved bit a reserv	o t. To prov	1
Reset	o Bit/Field		0 Nan	o ne ved	o Ty	o pe O	0 Reset	Des Soft com pres	o cription ware sho patibility served ac	0 Duld not with futu cross a r	o rely on th ure produ	o ne value ucts, the lify-write	1 of a reso value of	1 erved bit a reserv	o t. To prov	ı

Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIC GPIC GPIC GPIC GPIC GPIC GPIC Offse) Port B b) Port C b) Port D b) Port E b) Port F b) Port G b	ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4 ase: 0x4	000.4000 000.5000 000.6000 000.7000 002.4000 002.5000 002.6000 002.7000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1			1		rese	rved	1	1	1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							1 1				1				1	
		-		rese	rved	-	•			•	•	CI	D1		-	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0		ļ	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1		I	RO 0	RO 0	RO 0
				RO	RO							RO	RO			
Reset				RO 0	RO 0			0				RO	RO			
Reset	0		0	RO 0	RO 0 Ty	0	0	0 Des Soft com	1 cription ware sh	1 ould not v with fut	1 rely on ti	RO 1 he value ucts, the	RO 0 of a reso value of	0 erved bit a reserv	o t. To prov	0
Reset	⁰ Bit/Field		⁰ Nam	RO 0 ne ved	RO 0 Ty R	o pe	0 Reset	0 Des Soft com pres	1 cription ware sh patibility served a	1 ould not with fut cross a r	1 rely on ti ure produ	RO 1 he value ucts, the dify-write	RO 0 of a reso value of	0 erved bit a reserv	o t. To prov	0 vide
Reset	o Bit/Field 31:8		0 Nam resen	RO 0 ne ved	RO 0 Ty R	o pe O	0 Reset 0x00	0 Des Soft com pres GPI	1 cription ware sh patibility served a O Prime	1 with fut cross a r Cell ID F	1 rely on ti ure produ read-mod	RO 1 he value ucts, the dify-write 15:8]	RO 0 of a reso value of operatic	0 erved bit a reserv on.	0 t. To prov ved bit sł	0 vide nould be

Register 31: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.


GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO GPIO GPIO GPIO GPIO GPIO GPIO Offse	Port A ba Port B ba Port C b Port D b Port E ba Port F ba Port G b Port H b t 0xFF8 RO, rese	ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40 ase: 0x40	00.5000 00.6000 00.7000 02.4000 02.5000 002.6000 002.7000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			ſ			1		rese	rved		1	1		ſ	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei							0	0	0	U	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved	•	•				•	CI	D2		•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
Resei	U	0	U	U	U	0	0	U	U	U	U	U	U	I	U	I
В	it/Field		Nan	ne	Ту	pe	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	vide nould be
	7:0		CID	2	R	0	0x05	GPI	O Prime	Cell ID F	Register[2	23:16]				
	7.0		0.5	-		•					- J L					

Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)



9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions. The trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The General-Purpose Timer Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 42) and the PWM timer in the PWM module (see "PWM Timer" on page 444).

The following modes are supported:

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

9.1 Block Diagram

Note: In Figure 9-1 on page 186, the specific CCP pins available depend on the Stellaris[®] device. See Table 9-1 on page 186 for the available CCPs.




Figure 9-1. GPTM Module Block Diagram

Table 9-1. Available CCP Pins

Timer	16-Bit Up/Down Counter	Even CCP Pin	Odd CCP Pin
Timer 0	TimerA	CCP0	-
	TimerB	-	CCP1
Timer 1	TimerA	CCP2	-
	TimerB	-	CCP3
Timer 2	TimerA	-	-
	TimerB	-	-

9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 197), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 198), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 200). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the **GPTM TimerA Interval Load**

(GPTMTAILR) register (see page 211) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 212). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 215) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 216).

9.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 211
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 212
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 219
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 220

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to **GPTMTAR** returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 198), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 202), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the **GPTM Raw Interrupt Status** (GPTMRIS) register (see page 207), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 209). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 205), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 208). The trigger is enabled by setting the TAOTE bit in GPTMCTL, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 213) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 197). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt. The trigger is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

Prescale	#Clock (T c) ^a	Max Time	Units
00000000	1	2.6214	mS
00000001	2	5.2428	mS
00000010	3	7.8642	mS
11111100	254	665.8458	mS
11111110	255	668.4672	mS
11111111	256	671.0886	mS

Table 9-2. 16-Bit Timer With Prescaler Configurations

a. Tc is the clock period.

9.2.3.2 16-Bit Input Edge Count Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

Note: The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 on page 190 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

9.2.3.3 16-Bit Input Edge Time Mode

- **Note:** For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.
- **Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 191 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 9-3. 16-Bit Input Edge Time Mode Example

9.2.3.4 16-Bit PWM Mode

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 192 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 9-4. 16-Bit PWM Mode Example

9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 193. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the **TNTOIM** bit in the **GPTM** Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 193. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TNEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 194 through step 9 on page 194.

9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

9.4 Register Map

Table 9-3 on page 195 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

Table 9-3. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	197
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	198
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	200
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	202
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	205

Offset	Name	Туре	Reset	Description	See page
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	207
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	208
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	209
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	211
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	212
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	213
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	214
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	215
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	216
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	217
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	218
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	219
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	220

9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

• •																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved	1					1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				reserved		, , , , , , , , , , , , , , , , , , ,						GPTMCFG	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_		_	_								
E	Bit/Field		Nam	ne	Ty	be	Reset	Des	cription							
	31:3		reserv	ved	R	С	0x00	com		with futu	ire produ	ucts, the	value of	a reserv	t. To prov ved bit sh	
	2:0		GPTM	CFG	R/	W	0x0	GP1	rM Config	guration						
								The	GPTMCF	G values	are def	ined as f	ollows:			
								Va	alue De	scription	I					

0x0 32-bit timer configuration.

- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved
- 0x3 Reserved
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Time Time Offse	r0 base: (r1 base: (r2 base: (t 0x004 R/W, res	0x4003.1 0x4003.2	000 2000)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	, , , , , , , , , , , , , , , , , , ,		1 1	reser	ved			I	r I	, ,		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	l		1	•	•	res	erved					•	TAAMS	TACMR	TA	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Desc	cription							
	31:4		reser	ved	R	0	0x00	com	oatibility	with futu	ure prod	ucts, the		erved bit a reserv on.		
	3		TAAN	MS	R/	W	0	GPT	M Time	A Altern	ate Mod	e Selec	t			
								The	TAAMS	alues ar	e define	ed as foll	ows:			
								Valu	ie Desc	ription						
								0	Capt	ure mode	e is enal	oled.				
								1	PWM	I mode is	s enable	d.				
									Note				de, you n R field to	nust also 0x2.	clear the	TACMR
	2		TAC	MR	R/	W	0	GPT	M Time	A Captu	re Mode	;				
								The	TACMR	alues ar	e define	ed as foll	ows:			
								Valu	ie Desc	ription						
								0	Edge	-Count r	node					
								1	Edge	-Time m	ode					

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.
				In 32-bit timer configuration, this register controls the mode and the contents of GPTMTBMR are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer Timer Timer Offse	0 base: 0 1 base: 0 2 base: 0 t 0x008 R/W, rese	0x4003.00 0x4003.10 0x4003.20	000 000 000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1	l			1		· ·	rese	rved				1 1	1 1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1					res	erved						TBAMS	TBCMR	ТВ	MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:4		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	ucts, the		erved bit a reserv on.		
	3		TBAN	MS	R/	W	0				ate Mod e define					
								Valu	ue Desc	ription						
								0	Capt	ure mod	e is enat	oled.				
								1	PWM	1 mode i	s enable	d.				
									Note				de, you n R field to	nust also 0x2.	clear the	TBCMR
	2		TBC	٨R	R/	W	0	GPT	M Time	B Captu	re Mode	•				
								The	TBCMR	alues a	re define	d as foll	ows:			
								Valu	ue Desc	ription						
								0	Edge	-Count r	node					
								1	Edge	-Time m	ode					

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TEMR values are defined as follows:
				Value Description
				0x0 Reserved
				0x1 One-Shot Timer mode
				0x2 Periodic Timer mode
				0x3 Capture mode
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.
				In 32-bit timer configuration, this register's contents are ignored and GPTMTAMR is used.

GPTM Control (GPTMCTL)

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

Time Time Offse	r1 base: (r2 base: (t 0x00C	0x4003.00 0x4003.10 0x4003.20 et 0x0000	00 00													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	TBPWML	TBOTE	reserved	TBE	'ENT	TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:15		reser	ved	R	C	0x00	com	patibility	with futu	ure produ		value of	a reserv	t. To prov ved bit sh	
	14		TBPW	ML	R/	W	0	GP	TM Time	rB PWM	Output I	_evel				
								The	TBPWMI	values	are defin	ed as fo	llows:			
								Val	ue Desc	ription						
								C	Outp	ut is una	ffected.					
								1	Outp	ut is inve	erted.					
	13		ТВО	TE	R/	W	0					r Enable d as follo)WS:			
								THE	IDOID		c ucinic		JW3.			
								Val	ue Desc	ription						
								C	The	output Ti	merB trig	gger is di	isabled.			
								1	The	output Ti	merB tri	gger is e	nabled.			
	12		reser	ved	R	C	0	con	patibility	with futu	ure produ		value of	a reserv	t. To prov ved bit sh	

Bit/Field	Name	Туре	Reset	Description
11:10	TBEVENT	R/W	0x0	GPTM TimerB Event Mode
				The TBEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				0 TimerB stalling is disabled.
				1 TimerB stalling is enabled.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA trigger is disabled.
				1 The output TimerA trigger is enabled.

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge
				0x1 Negative edge
				0x2 Reserved
				0x3 Both edges
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR) Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000 31 30 29 28 27 25 24 23 22 20 19 16 26 21 18 17 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RTCIM reserved CBEIM CBMIM твтоім reserved CAEIM CAMIM TATOIM R/W R/W R/W RO RO RO RO RO R/W R/M RO RO RO RO R/W R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Reset Description Type RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:11 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 10 CBEIM R/W GPTM CaptureB Event Interrupt Mask 0 The CBEIM values are defined as follows: Value Description 0 Interrupt is disabled. Interrupt is enabled. 1 CBMIM R/W 9 0 GPTM CaptureB Match Interrupt Mask The CBMIM values are defined as follows: Value Description Interrupt is disabled. 0 1 Interrupt is enabled. 8 TBTOIM R/W 0 GPTM TimerB Time-Out Interrupt Mask The TBTOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. 7:4 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask The RTCIM values are defined as follows: Value Description 0 Interrupt is disabled.
2	CAEIM	R/W	0	1 Interrupt is enabled. GPTM CaptureA Event Interrupt Mask
				 The CAEIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.
1	CAMIM	R/W	0	 GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description Interrupt is disabled. Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000	
Timer1 base: 0x4003.1000	
Timer2 base: 0x4003.2000	
Offset 0x01C	
Type RO, reset 0x0000.0000	

i jpo	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ			1 1			1		rese	rved	1		I	1		ı	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_ [reserved		L	CBERIS	CBMRIS	TBTORIS		rese			RTCRIS	CAERIS	CAMRIS	TATORIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:11		reserv	ved	R	0	0x00	Soft	ware sh	ould not	relv on tl	he value	of a res	erved bit	. To prov	vide
								com	patibility	with futu	ure produ	ucts, the	value of	a reserv	•	
								pres	erved a	cross a r	ead-mod	dify-write	e operatio	on.		
	10		CBER	RIS	R	0	0	GPT	M Capt	ureB Eve	ent Raw	Interrup	t			
								This	is the C	aptureB	Event in	nterrupt s	status pri	or to ma	sking.	
	9		CBMF	RIS	R	0	0	GPT	M Capt	ureB Mat	tch Raw	Interrup	t			
									•	aptureB		•		ior to ma	iskina	
					_	_				•					.e.a.ig.	
	8		TBTO	RIS	R	0	0	GPT	M Time	rB Time-	Out Raw	/ Interru	pt			
								This	is the T	imerB tin	ne-out in	nterrupt s	status pri	or to ma	sking.	
	7:4		reserv	ved	R	0	0x0			ould not						
									• •	with futu cross a r	•				ed bit sł	ould be
					_	~		•								
	3		RTCR	RIS	R	0	0			Raw Inte						
								This	is the R	TC Ever	nt interru	pt status	s prior to	masking	J.	
	2		CAEF	RIS	R	0	0	GPT	M Capt	ureA Eve	ent Raw	Interrupt	t			
								This	is the C	aptureA	Event in	nterrupt s	status pri	or to ma	sking.	
	1		CAMF	ยร	R	0	0	GPT	M Cant	ureA Mat	tch Raw	Interrup	t			
	•		0, 111				U		•	aptureA		•		ior to ma	skina	
															oning.	
	0		TATOF	RIS	R	0	0	GPT	M Time	rA Time-	Out Raw	/ Interru	pt			
								This	the Tim	erA time	-out inte	rrupt sta	itus prior	to mask	ing.	

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

Timer Timer Offse	0 base: 0> 1 base: 0> 2 base: 0> t 0x020 RO, reset	(4003.1 (4003.2	000 000	·		,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			• •					rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei																
ſ	15	14	13	12	11	10 CBEMIS	9 CBMMIS	8 TBTOMIS	7	6	5	4	3 RTCMIS	2 CAEMIS	1 CAMMIS	0 TATOMIS
Turne	RO	RO	reserved RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:11		reserv	ed	R	0	0x00	com	patibility	with futu	ure prod	ucts, the	of a reso value of operatio	a reserv	•	
	10		CBEM	IIS	R	0	0	GPT	M Captu	ureB Eve	ent Mask	ed Inter	rupt			
								This	is the C	aptureB	event in	terrupt s	tatus afte	er maski	na.	
	0				-	•	•								U	
	9		CBMN	115	R	0	0			ureB Mat			•			
								Ihis	is the C	aptureB	match II	nterrupt	status af	er mask	ing.	
	8		TBTON	<i>I</i> IS	R	0	0	GPT	M Time	rB Time-	Out Mas	sked Inte	rrupt			
								This	is the T	imerB tin	ne-out ir	nterrupt	status aft	er mask	ing.	
	7 <u>:</u> 4		reserv	ed	R	0	0x0	com	patibility	with futu	ure prod	ucts, the	of a reso value of operatio	a reserv		
	3		RTCM	IIS	R	0	0	GPT	MRTC	Masked	Interrup	t				
								This	is the R	TC even	it interru	pt status	after ma	isking.		
	2		CAEM	IIS	R	0	0	GPT	M Capti	ureA Eve	ent Mask	ed Inter	rupt			
													tatus afte	er maski	ng.	
	1		CAMM	1IS	R	0	0	GPT	M Capti	ureA Mat	tch Masl	ked Inter	rupt			
													status afi	er mask	ing.	
	0		TATON	/IS	R	0	0	GPT	M Time	rA Time-	Out Mas	sked Inte	errupt			
													status aft	er maski	ina.	
															3.	

GPTM Masked Interrupt Status (GPTMMIS)

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

Timer Timer Timer Offse	M Inter 10 base: 0 11 base: 0 12 base: 0 10x024 W1C, res	x4003.0 x4003.1 x4003.2	000 000	TMICR)											
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'					'	'	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			CBECINT	CBMCINT	TBTOCINT		rese	rved		RTCCINT	CAECINT	CAMCINT	TATOCINT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0
E	8it/Field		Nam	е	Ту	vpe	Reset	Des	cription							
	31:11		reserv	red	R	RO	0x00	com	patibility	with futu	ire produ	ucts, the	e of a res e value of e operatio	f a reserv		
	10		CBECI	INT	W	1C	0	GPT	M Captu	ureB Eve	ent Interr	upt Clea	ar			
											are defi					
												nou uo	lono loo.			
									ue Desc							
								0			is unaffe					
								1	Thei	nterrupt	is cleare	d.				
	9		CBMC	INT	W	1C	0	GPT	M Captu	ureB Mat	ch Interr	upt Cle	ar			
								The	CBMCIN	T values	are defi	ned as	follows:			
								Valı	ue Desc	ription						
								0		•	is unaffe	cted.				
								1			is cleare					
	8		TBTOC	INT	W	1C	0	GPT	M Time	B Time-	Out Inter	rupt Cle	ear			
								The	TBTOCI	NT value	es are de	fined a	s follows	:		
								Valu	ue Desc	ription						
								0	The i	nterrupt	is unaffe	cted.				
								1	The i	nterrupt	is cleare	d.				
	7:4		reserv	red	R	RO	0x0	com	patibility	with futu	ire produ	ucts, the	e of a res value of e operation	f a reserv		

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear The RTCCINT values are defined as follows:
				Value Description0 The interrupt is unaffected.1 The interrupt is cleared.
2	CAECINT	W1C	0	 GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows: Value Description The interrupt is unaffected. The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt
0	TATOCINT	W1C	0	This is the CaptureA match interrupt status after masking. GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows:
				Value Description 0 The interrupt is unaffected.

1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

Timer Offse	2 base: 0 t 0x028	0x4003.10 0x4003.20 et 0x0000	000	6-bit mode	e) and 0xF	FFF.FF	FF (32-bit mo	ode)								
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I	I .		гт	TAI	I LRH	Ι	I	ſ	1	1	1	
Type Reset	R/W 0	R/W 1	R/W	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
Reset		'		0	I		I	I	1		0	'				0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•			• •	TAI	LRL	•	•	•	I	•	•	.
Туре	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W
Reset	I	I	I	I	I	1	I	I	I	I	1	I	I	I	I	1
	it/Field 31:16		Nan TAILI		Ty R/	w	Reset 0xFFFF	GPT	cription	rA Interv	al Load	Register	High			
							32-bit mode 0x0000 16-bit mode	· Whe	en config erB Inte e. A read	rval Loa	d (GPT	MTBILR) register	r loads th	nis value	
									6-bit moo e of GPT	,		s as 0 a	nd does	not have	an effec	ct on the
	15:0		TAIL	RL	R/	W	0xFFFF	GPT	TM Time	rA Interv	al Load	Register	Low			
									both 16- erA. A re				•			iter for

GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I	1			r r	rese	rved	1		1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1			1 1	TBI	I ILRL	1	I	1	1	1	I	•
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x0000	com	npatibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	15:0		TBIL	RL	R/	W	0xFFFF	GP	TM Time	rB Interv	al Load	Register				
												gured as		-		

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I	r	1	l I		í	· ·	TAN	I IRH		1	1	1	r 1		
ype eset	R/W 0	R/W 1	R/W 1	R/W 0	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	1	1				1 1	TAN	/IRL		I	1	1 1	1		
Type eset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1						
B	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		TAM	RH	R/	W	0xFFFF	GP1	M Time	A Match	n Registe	er High				
						· ·	32-bit mode 0x0000 16-bit mode	′ Whe \ GP 1		egister,	this valu	e is com	pared to	RTC) mc the upp		
									6-bit moo e of GPT			s as 0 a	nd does	not have	an effec	t on th
	15:0		TAM	RL	R/	W	0xFFFF	GP1	M Time	A Match	n Registe	er Low				
	15:0		TAM	RL	R/	W	0xFFFF	Whe GP1	en config	ured for egister,	32-bit R this valu	eal-Time e is com	pared to	RTC) mc the lowe		
	15:0		TAM	RL	R/	W	0xFFFF	Whe GP1 GP1 Whe	en config I MCFG r I MTAR , 1	ured for egister, to deterr ured for	32-bit R this valu nine mat PWM m	eal-Time e is com tch even ode, this	pared to ts. s value a	the lowe	er half of	

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

Timer Timer Timer Offse	0 base: (1 base: (2 base: (t 0x034	erB Ma 0x4003.00 0x4003.10 0x4003.20 et 0x0000	000 000 000	TMTBN	/ATCHF	R)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[I	Ì	1		i i	rese	rved	1		1	i I	ì	Í	Î		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
TBMRL												1						
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
	it/Field 31:16		Name reserved			Type Reset RO 0x0000		Soft corr	Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
15:0			TBMRL			R/W		GP ⁻	GPTM TimerB Match Register Low									
									When configured for PWM mode, this value along with GPTMTBILR , determines the duty cycle of the output PWM signal.									
								GP num	TMTBIL	R , determ dge ever	nines how	v many e	de, this v edge ever jual to the	nts are c	ounted.			

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved												1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved									TAPSR								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Nam	e	Туре		Reset	Des	Description									
31:8			reserved RO			C	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
7:0			TAPSR R/W		N	0x00	GP1	GPTM TimerA Prescale										
									register ie registe		s value o	on a write	. A read	returns	the curre	nt value		

Refer to Table 9-2 on page 189 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved																	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved									TBPSR								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Field			Name		Туре		Reset	Des	Description									
31:8			reserved		RO		0x00		Software should not rely on the value of a reserved bit. To provide									
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
7:0			TBPSR R		R/	W	0x00	GP1	PTM TimerB Prescale									
									register		s value c	on a write	e. A read	returns t	he curre	nt value		

Refer to Table 9-2 on page 189 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1					rese	erved			1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved							TAP	I SMR	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served a	with futu	ure prod	ucts, the	value of	a reserv		
	7:0		TAPSI	MR	R/	W	0x00	GPT	TM Time	rA Presc	ale Mato	ch				
This value is us										used al	ongside	GPTMT/	AMATCI	IR to de	tect time	r match

events while using a prescaler.

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1 1			ſ	ſ	TBP:	SMR	ſ	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_					_			_								
В	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility	with futu	ure produ	ucts, the	value of	a reserv	•	
								·	served a				operatio	лт.		
	7:0		TBPS	MR	R/	W	0x00	GP1	TM Time	rB Presc	ale Mato	h				
								This	s value is	used al	ongside	GPTMTI	вматсі	HR to de	tect time	r match

This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

Timer Timer Timer Offse	M Time 0 base: 02 1 base: 02 2 base: 02 t 0x048 RO, reset	x4003.00 x4003.10 x4003.20	000 000 000) and 0xFF	FF.FF	FF (32-bit moc	le)								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[r				г т		1 1	T	ARH		1	ı	1 1	r	1	
Type Reset	RO 0	RO 1	RO 1	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0
Reset					-											
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
					L			Т	ARL							
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
B	it/Field		Nam	ie	Тур	be	Reset	De	scription							
	31:16		TAR	Н	R	(0xFFFF (32-bit mode) 0x0000 (16-bit mode)) If th	TM Timer ne GPTM TMCFG is	CFG is i	n a 32-b	it mode,			read. If ti	ne
	15:0		TAR	L	R	С	0xFFFF	GP	TM Timer	A Regis	ter Low					
								exc	ead returr cept in Inp last edge	ut Edge						•

Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPT	M Time	erB (GF	тмтв	र)												
Timer Timer Offse	r0 base: 0 r1 base: 0 r2 base: 0 t 0x04C RO, rese)x4003.10)x4003.20	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				т т	rese	erved		1	1	r 1		1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•					TB	RL		•	•	I	•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO 1	RO	RO	RO 1	RO 1	RO 1	RO	RO	RO 1	RO
Reset E	1 Bit/Field	1	1 Nan	1 Ne	Ту	ре	Reset	1 Des	cription	I	I	I	1	I	I	I
	31:16		reser	ved	R	0	0x0000	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	15:0		TBF	RL.	R	0	0xFFFF	GPT	TM Time	B						
								exce	ad returr ept in Inp	out Edge	Count r					•

the last edge event.

July 25, 2008

10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

10.1 Block Diagram





10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

10.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the **WDTCTL** register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

10.4 Register Map

Table 10-1 on page 222 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	224
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	225
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	226
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	227
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	228
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	229
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	230
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	231

Table 10-1. Watchdog Timer Register Map


Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	232
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	233
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	234
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	235
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	236
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	237
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	238
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	239
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	240
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	241
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	242
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	243

10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.



Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.



Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Base Offse	chdog C 0x4000.0 t 0x008 R/W, rese	000	(WDTC	TL)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1	ĺ	1 1	rese	1	i i			1 1 1		1	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset	U	0	U	0	0	0	U	0	0	U	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reser								RESEN	INTEN
Type Reset	RO 0	RO 0	RO	RO 0	RO	RO 0	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO 0	R/W	R/W
Reset 0 <td></td>																
	1		RESE	ΞN	R/	W	0	pres Wat The Valu	chdog R RESEN UE Desc Disat	cross a re eset Ena values ar ription pled.	ead-moo Ible re define	lify-write d as foll	operatio	n.		
0 Disabled. 1 Enable the Watchdog module reset output. 0 INTEN R/W 0 Watchdog Interrupt Enable The INTEN values are defined as follows: Value Description 0 Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset). 1 Interrupt event enabled. Once enabled, all writes are ignored																

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Offse	0x4000.0 t 0x010 RO, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Ì	1	1	r r 1		т т	rese			Î	1	1		ĺ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	, , , , , , , , , , , , , , , , , , ,		1 1	reserved			1	1	1		1	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Тур	be	Reset	Des	cription							
	31:1		reser	ved	R	C	0x00	com	patibility	with fut	ure proc	the value lucts, the dify-write	value of	a reserv	•	vide hould be
	0		WDT	RIS	R	C	0	Wate	chdog R	aw Inter	rupt Sta	tus				
							es the ra	w interru	upt state	(prior to	masking) of WD	TINTR.			

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014

	t 0x014 RO, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1	r	1	i	1 1	rese	erved			r	1	1	Î	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ì	Ì	Î	1	Ì	Î î	reserved) I			Ì	i 1	Ì	Î	WDTMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	lit/Field	-	Nan		Ту		Reset		cription	-	-	-	-	-	-	-
	31:1		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	vide hould be
	0		WDT	MIS	R	0	0	Wat	chdog M	asked Ir	nterrupt \$	Status				
0 WDTMIS RO 0 Watchdog Masked Interrupt State Gives the masked interrupt state												tate (afte	er maskir	ng) of the	e WDTIN	NTR

interrupt.

July 25, 2008

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Base Offse	chdog ⁻ 0x4000.0 t 0x418 R/W, res	0000	VDTTES	T)												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved	1		1		1	1	
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	reserved			ì	STALL		Í		rese	rved	1	Î	·
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset 0 0 0 0 0 0 0 Bit/Field Name Type Reset Description																
	31:9		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	8		STA	LL	R/	W	0	Wat	chdog S	tall Enab	le					
								deb	ugger, th	e watcho	dog time	[®] microc r stops c ner resur	ounting.	Once th		a ontroller
	7:0		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Offset	0x4000.0 t 0xC00 R/W, res		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ			1		· · ·		1 1	WDT	Lock	1	I	1	1	1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Γ			1		· · · ·		1 1	WDT	Lock	1	ı	1	1 1	1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ie	Ty	ре	Reset	Des	cription							
	31:0		WDTL	ock	R/	W	0x0000	Wat	chdog L	ock						
								e access	e value (a. A write updates	of any c						
								A re	ad of thi	s registe	r returns	the follo	owing va	lues:		

Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Watchdog Lock (WDTLOCK)

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Wate	chdog	Periphe	eral Iden	tificatio	n 4 (WE	TPerip	hID4)									
Offse	0x4000. t 0xFD0 RO, rese	0000 et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	1	1			r r	rese	rved					1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved PID4															
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	it/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:8		reser	ved	R	0	0x00	com	patibility	with futu	ire produ	ne value ucts, the lify-write	value of	a reserv	•	
	7:0		PID	94	R	0	0x00	WD	T Periph	eral ID R	egister[7:0]				

Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1				1		· · ·	rese	rved			1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved							I Pl	D5		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod		value o	f a reser	it. To prov ved bit sł	
	7:0		PID	5	R	C	0x00	0x00 WDT Peripheral ID Register[15:8]								

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000 Offset 0xFD8 Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID6 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID6 RO 0x00 WDT Peripheral ID Register[23:16]


Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000 31 30 29 28



Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000 Offset 0xFE0 Type RO, reset 0x0000.0005

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 12 15 14 13 11 10 9 8 7 6 5 4 3 2 0 1 PID0 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID0 RO 0x05 Watchdog Peripheral ID Register[7:0]

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000 Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		ľ			rese	rved				1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved							PI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
B	it/Field		Nam	e	Тур	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	f a reserv	•	
	7:0		PID	1	R	C	0x18 Watchdog Peripheral ID Regis				ister[15:8	3]				

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000 Offset 0xFE8 Type RO, reset 0x0000.0018

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved		l	•		•	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved						[I Pl	D2	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
В	8it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	Software should no compatibility with f preserved across a			ure produ	ucts, the	value of	a reserv		
	7:0		PID	2	R	С	0x18	Wat	chdog Po	eripheral	ID Regi	ister[23:7	16]			

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000 Offset 0xFEC Type RO, reset 0x0000.0001

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 12 4 15 14 13 11 10 9 8 7 6 5 3 2 0 1 PID3 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Bit/Field Description Reset Name Туре 31:8 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 7:0 PID3 RO 0x01 Watchdog Peripheral ID Register[31:24]

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

					•••	
Offse	0x4000.0 t 0xFF0 RO, rese		.000D			
	31	30	29	28		27
			1			

							· · ·	rese	erved						1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CI	D0	1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	/ed	R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.								
7:0 CID0 RO 0x0D Watchdog PrimeCell ID Re				ID Regis	ster[7:0]											

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		, ,		· · · ·		1 I	rese	erved			1		1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1 I			[r	CI	D1	1	1	· _]
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
В	Bit/Field		Nam	e	Туј	be	Reset	Des	cription							
	31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value o	f a reser	•	
	7:0		CID	1	R	С	0xF0	Wat	chdog P	rimeCell	ID Regi	ster[15:8]			

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

23

RO

0

7

reserved

22

RO 0

6

20

RO

0

4

19

RO

0

3

CID2

18

RO

0

2

21

RO

0

5

16

RO

0

0

17

RO

0

1

0-11-1-1 - +:**-**: . . . - ·

Wat	chdog l	PrimeC	ell Ident	ification	12 (WD	TPCelll	D2)	
Offse	e 0x4000.0 et 0xFF8 RO, rese	0000 et 0x0000.	0005					
	31	30	29	28	27	26	25	24
		1	1			1		re
Туре	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8
		1	1	rese	rved			

Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv		
	7:0		CID	2	R	0	0x05	Wat	chdog P	rimeCell	ID Regi	ster[23:1	6]			

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The **WDTPCellIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1		1	т т	rese	erved		1	1	1	I	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T	rese	r erved	1	т т			I	1	CI	1 D3	1	Т	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
E	Bit/Field		Nar	ne	Ту	ре	Reset	Des	scription							
	31:8		reser	ved	R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0 CID3 RO 0xB1					Wat	tchdog Pi	rimeCel	I ID Reg	ister[31:2	24]						

11 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris[®] ADC module features 10-bit conversion resolution and supports three input channels, plus an internal temperature sensor. The ADC module contains a programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris[®] ADC provides the following features:

- Three analog input channels
- Single-ended and differential-input configurations
- Internal temperature sensor
- Sample rate of 250 thousand samples/second
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- An internal 3-V reference is used by the converter.
- Power and ground for the analog circuitry is separate from the digital power and ground.

11.1 Block Diagram




Figure 11-1. ADC Module Block Diagram

11.2 Functional Description

The Stellaris[®] ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approach found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

11.2.1 Sample Sequencers

The sampling control and data capture is handled by the Sample Sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 11-1 on page 245 shows the maximum number of samples that each Sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by two 4-bit nibbles in the **ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn)** and **ADC Sample Sequence Control (ADCSSCTLn)** registers, where "n" corresponds to the sequence number. The **ADCSSMUXn** nibbles select the input pin, while the **ADCSSCTLn** nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample Sequencers are enabled by setting the respective ASENn bit in the **ADC Active Sample Sequencer (ADCACTSS)** register, but can be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the Interrupt Enable (IE) bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the ADC Sample Sequence Result FIFO (ADCSSFIFOn) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the ADC Sample Sequence FIFO Status (ADCSSFSTATn) registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the ADCOSTAT and ADCUSTAT registers.

11.2.2 Module Control

Outside of the Sample Sequencers, the remainder of the control logic is responsible for tasks such as interrupt generation, sequence prioritization, and trigger configuration.

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris[®] devices.

11.2.2.1 Interrupts

The Sample Sequencers dictate the events that cause interrupts, but they don't have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signal is controlled by the state of the MASK bits in the **ADC Interrupt Mask (ADCIM)** register. Interrupt status can be viewed at two locations: the **ADC Raw Interrupt Status (ADCRIS)** register, which shows the raw status of a Sample Sequencer's interrupt signal, and the **ADC Interrupt Status and Clear (ADCISC)** register, which shows the logical AND of the **ADCRIS** register's INR bit and the **ADCIM** register's MASK bits. Interrupts are cleared by writing a 1 to the corresponding IN bit in **ADCISC**.

11.2.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active Sample Sequencer units with the same priority do not provide consistent results, so software must ensure that all active Sample Sequencer units have a unique priority value.

11.2.2.3 Sampling Events

Sample triggering for each Sample Sequencer is defined in the **ADC Event Multiplexer Select** (ADCEMUX) register. The external peripheral triggering sources vary by Stellaris[®] family member,

but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the CH bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

When using the "Always" trigger, care must be taken. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

11.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 263). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

11.2.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input. An internal 3 V reference is used by the converter resulting in sample values ranging from 0x000 at 0 V input to 0x3FF at 3 V input when in single-ended input mode.

11.2.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the **D** bit (in the **ADCSSCTL0** register) in a step's configuration nibble.

When a sequence step is configured for differential sampling, its corresponding value in the **ADCSSMUX** register must be set to one of the four differential pairs, numbered 0-3. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 11-2 on page 247). The ADC does not support other differential pairings such as analog input 0 with analog input 3. The number of differential pairs supported is dependent on the number of analog inputs (see Table 11-2 on page 247).

Table 11-2. Differential Sampling Pairs

Differential Pair	Analog Inputs
0	0 and 1
1	2 and 3

The voltage sampled in differential mode is the difference between the odd and even channels:

 ΔV (differential voltage) = V_{IN EVEN} (even channels) – V_{IN ODD} (odd channels), therefore:

- If ∆V = 0, then the conversion result = 0x1FF
- If $\Delta V > 0$, then the conversion result > 0x1FF (range is 0x1FF–0x3FF)
- If $\Delta V < 0$, then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to

appear, the negative input must be in the range of \pm 1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 11-2 on page 248 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 11-3 on page 248 shows an example where the negative input is centered at -0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V since the input voltage is less than 0 V. Figure 11-4 on page 249 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.




Figure 11-2. Differential Sampling Range, V_{IN ODD} = 1.5 V

Figure 11-3. Differential Sampling Range, V_{IN ODD} = 0.75 V





Figure 11-4. Differential Sampling Range, V_{IN_ODD} = 2.25 V



11.2.6 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 276).


11.2.7 Internal Temperature Sensor

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 11-5 on page 249.

Figure 11-5. Internal Temperature Sensor Characteristic



11.3 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

11.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the Sample Sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the RCGC0 register (see page 97).
- 2. If required by the application, reconfigure the Sample Sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

11.3.2 Sample Sequencer Configuration

Configuration of the Sample Sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each Sample Sequencer should be as follows:

- Ensure that the Sample Sequencer is disabled by writing a 0 to the corresponding ASEN bit in the ADCACTSS register. Programming of the Sample Sequencers is allowed without having them enabled. Disabling the Sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the Sample Sequencer in the **ADCEMUX** register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.
- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the ADCIM register.
- 6. Enable the Sample Sequencer logic by writing a 1 to the corresponding ASEN bit in the **ADCACTSS** register.

11.4 Register Map

Table 11-3, ADC Register Map

Table 11-3 on page 250 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

Offset	Name	Туре	Reset	Description				
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	252			

Offset	Name	lame Type		Description	See page	
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	253	
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	254	
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	255	
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	256	
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	257	
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	260	
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	261	
0x028	ADCPSSI	WO	-	ADC Processor Sample Sequence Initiate	262	
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	263	
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	264	
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	266	
0x048	ADCSSFIF00	RO	0x0000.0000	ADC Sample Sequence Result FIFO 0	269	
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	270	
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	271	
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	272	
0x068	ADCSSFIF01	RO	0x0000.0000	ADC Sample Sequence Result FIFO 1	269	
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	270	
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	271	
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	272	
0x088	ADCSSFIF02	RO	0x0000.0000	ADC Sample Sequence Result FIFO 2	269	
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	270	
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	274	
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	275	
0x0A8	ADCSSFIF03	RO	0x0000.0000	ADC Sample Sequence Result FIFO 3	269	
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	270	
0x100	ADCTMLB	R/W	0x0000.0000	ADC Test Mode Loopback	276	

11.5 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the Sample Sequencers. Each Sample Sequencer can be enabled/disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ľ		1			I	, ,	rese	erved	I	1	1	1	1	1			
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ſ	15	14	1	12		r	1 1	0	, 1		1	- 1	r	1	1			
						res	erved						ASEN3	ASEN2	ASEN1	ASEN0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
B	Bit/Field	it/Field Name		ne	Ту	ре	Reset	Des	Description									
	31:4		reserv	und	RO 0x00			Coffware about not roly on the value of a reconved hit. To provide										
	51.4		IESEI	veu	RU		000		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be									
				preserved across a read-modify-write operation.														
3			ASEN3 R				0	ADC	ADC SS3 Enable									
						Sne	Specifies whether Sample Sequencer 3 is enabled. If set, the sample											
								sequence logic for Sequencer 3 is active. Otherwise, the Sequencer is inactive.										
2			ASEN2			R/W		ADC SS2 Enable										
								Specifies whether Sample Sequencer 2 is enabled. If set, the sample										
								sequence logic for Sequencer 2 is active. Otherwise, the Sequencer is										
								inac	tive.	•								
					_													
	1		ASE	N1	R/	W	0	ADC SS1 Enable										
								Spe	Specifies whether Sample Sequencer 1 is enabled. If set, the sample									
										gic for S	equence	er 1 is ac	tive. Oth	erwise, t	he Sequ	encer is		
								inac	tive.									
0			ASEN0			R/W 0		ADC SS0 Enable										
								Spe	cifies wh	ether Sa	ample Se	equence	r 0 is ena	abled. If	set, the	sample		
													tive. Oth					
									4					, -				

July 25, 2008

inactive.

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each Sample Sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

ADC Raw Interrupt Status (ADCRIS)

Base 0x4003.8000 Offset 0x004 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							т т	rese	rved	1		•				
Туре	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO	RO	RO	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset				0	0			0	0	0		0				0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1	res	erved		1				INR3	INR2	INR1	INR0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	0	Ũ	Ũ	0	Ũ	Ū	Ũ	0	Ū	Ũ	Ŭ	Ŭ	Ŭ	Ŭ	Ŭ	0
B	Bit/Field		Nam	ie	Ту	be	Reset	Des	cription							
	31:4		reserv	ved	R	C	0x00	com	patibility	ould not with futu cross a r	ure produ	ucts, the	value of	a reserv		
	3		INR	3	R	С	0	SS3	Raw In	terrupt S	tatus					
								has		vare whe ed conve 3 bit.			•			
	2		INR	2	R	С	0	SS2	Raw In	terrupt S	tatus					
								has		vare whe ed conve 2 bit.			•			
	1		INR	1	R	С	0	SS1	Raw In	terrupt S	tatus					
								has		vare whe ed conve 1 bit.						
	0		INR	0	R	С	0	SSC	Raw In	terrupt S	tatus					
										vare whe ed conve			•			

ŊУ ١g ADCISC INO bit.

Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the Sample Sequencer raw interrupt signals are promoted to controller interrupts. The raw interrupt signal for each Sample Sequencer can be masked independently.

ADC	: Interru	ipt Mas	k (ADC	IM)												
Base Offset	0x4003.8 t 0x008 R/W, rese	000		,												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1		1 I		1	1		rese	rved			1	1	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved						MASK3	MASK2	MASK1	MASK0
Type	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO	RO 0	RO 0	R/W 0	R/W	R/W	R/W
Reset	U	0	0	0	0	0	U	0	0	0	0	U	U	0	0	0
D	it/Field		Nom	-	T ./	n 0	Pagat	Dee	orintion							
D	il/Field		Nam	e	Ту	he	Reset	Des	cription							
	31:4		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	ucts, the	e of a res e value of e operatio	a reserv	•	
	3		MASI	≺3	R/	W	0	SS3	Interrup	t Mask						
								(AD	CRIS reg raw inter	gister IN	R3 bit) i	s promo	ignal fron ited to a c o a contro	controller	· interrup	ot. If set,
	2		MASI	≺2	R/	W	0	SS2	2 Interrup	t Mask						
								(AD	CRIS reg raw inter	gister IN	IR2 bit) is	s promo	ignal fron ited to a c o a contro	controlle	r interrup	ot. If set,
	1		MAS	< 1	R/	W	0	SS1	Interrup	t Mask						
								(AD	CRIS reg raw inter	gister IN	R1 bit) i	s promo	ignal fron ited to a c o a contro	controller	interrup	ot. If set,
	0		MASI	<0	R/	W	0	SSC	Interrup	t Mask						
								(AD	CRIS reg raw inter	gister IN	R0 bit) i	s promo	ignal fron ted to a c o a contro	controller	interrup	ot. If set,

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing interrupt conditions, and shows the status of controller interrupts generated by the Sample Sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Interrupts are cleared by writing a 1 to the corresponding bit position. If software is polling the **ADCRIS** instead of generating interrupts, the INR bits are still cleared via the **ADCISC** register, even if the IN bit is not set.

Base Offset	0x4003.8 t 0x00C	000	0000.0000			,										
Г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1				erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r		1 1			res	erved		i			I	IN3	IN2	IN1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:4		reserv	/ed	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	e of a res value of e operatio	a reserv	•	
	3		IN3	3	R/W	/1C	0	SS3	3 Interrup	t Status	and Cle	ar				
								prov		evel-bas	ed interr	upt to th	MASK3 a e control			
	2		IN2	2	R/W	/1C	0	SS2	2 Interrup	t Status	and Cle	ar				
								prov		evel base	ed interro	upt to the	MASK2 a e controll			
	1		IN1		R/W	/1C	0	SS1	Interrup	t Status	and Cle	ar				
								prov		evel base	ed interro	upt to the	MASK1 a e controll			
	0		INC)	R/W	/1C	0	SSC) Interrup	t Status	and Cle	ar				
								prov		evel base	ed interro	upt to the	MASK0 a e controll			

ADC Interrupt Status and Clear (ADCISC)

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the Sample Sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

ADC Overflow Status (ADCOSTAT)

Base 0x4003.8000 Offset 0x010 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		1				1 1	rese	rved				1		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[i i						erved		· · · ·		Ĩ		OV3	OV2	OV1	OV0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
в	lit/Field		Nam		Ty	00	Reset	Dee	cription							
L			Indii	IC												
	31:4		reserv	ved	R	0	0x00	com	patibility	with futu	ire produ	ucts, the	e of a res value of operation	a reserv		
	3		OV:	3	R/W	/1C	0	SS3	FIFO O	verflow						
								over Whe bit is	flow con en an ove	dition wh erflow is o nardware	nere the detected to indic	FIFO is , the mo	ample Se full and a ost recent occurren	a write w write is (/as reque dropped	ested. and this
	2		OV	2	R/M	/1C	0	SS2	FIFO O	verflow						
								over Whe bit is	flow con en an ove	dition wh erflow is o nardware	nere the detected to indic	FIFO is , the mo	ample Se full and a ost recent occurren	a write w write is (/as reque dropped	ested. and this
	1		OV	1	R/W	/1C	0	SS1	FIFO O	verflow						
								over Whe bit is	flow con en an ove	dition wh erflow is o nardware	nere the detected to indic	FIFO is , the mo	ample Se full and a ost recent occurren	a write w write is o	/as reque dropped	ested. and this
	0		OV	C	R/M	/1C	0	SSO	FIFO O	verflow						
								over Whe bit is	flow con en an ove	dition wh erflow is o nardware	nere the detected to indic	FIFO is , the mo	ample Se full and a ost recent occurren	a write w write is o	/as reque dropped	ested. and this

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each Sample Sequencer. Each Sample Sequencer can be configured with a unique trigger source.

ADC Event Multiplexer Select (ADCEMUX)

Base 0x4003.8000 Offset 0x014 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved			•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	E	I //3	1		E	и и М2			I EM	N 1	1		E	1 0	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
B	lit/Field		Nam	ne	Ту	ре	Reset	Des	criptio	n						
	31:16		reserv	ved	R	0	0x00	com	npatibil	should not ity with futu across a r	ure prod	ucts, the	value of	a reserv		
	15:12		EM	3	R/	W	0x00	SS3	3 Trigg	er Select						
								This	s field s	selects the	trigger s	source fo	r Sample	e Seque	ncer 3.	
								The	valid	configuratio	ons for tl	his field a	are:			
								Val	ue	Event						
								0x0		Controller	(default)					
								0x1		Analog Co	mparato	r 0				
								0x2	2	Analog Co	mparato	r 1				
								0x3	8	Reserved						
								0x4	L I	External (C	SPIO PB	4)				
								0x5	5	Timer						
								0x6	6	PWM0						
								0x7		PWM1						
								0x8	3	Reserved						
								0x9	-0xE	reserved						
								0xF		Always (co	ontinuous	sly samp	le)			

Bit/Field	Name	Туре	Reset	Descripti	on
11:8	EM2	R/W	0x00	SS2 Trig	ger Select
				This field	selects the trigger source for Sample Sequencer 2.
				The valid	configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x0 0x1	Analog Comparator 0
				0x1 0x2	Analog Comparator 1
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
				0x6	PWM0
				0x7	PWM1
				0x8	Reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)
7:4	EM1	R/W	0x00	SS1 Tria	ger Select
					selects the trigger source for Sample Sequencer 1.
					configurations for this field are:
					configurations for this field are.
				Value	Event
				0x0	Controller (default)
				0x1	Analog Comparator 0
				0x2	Analog Comparator 1
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
				0x6	PWM0
				0x7	PWM1
				0x8	Reserved
				0x8	

Bit/Field	Name	Туре	Reset	Descripti	ion
3:0	EM0	R/W	0x00	SS0 Trig	ger Select
				This field	selects the trigger source for Sample Sequencer 0.
				The valio	configurations for this field are:
				Value	Event
				0x0	Controller (default)
				0x1	Analog Comparator 0
				0x2	Analog Comparator 1
				0x3	Reserved
				0x4	External (GPIO PB4)
				0x5	Timer
				0x6	PWM0
				0x7	PWM1
				0x8	Reserved
				0x9-0xE	reserved
				0xF	Always (continuously sample)

Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the Sample Sequencer FIFOs. The corresponding underflow condition can be cleared by writing a 1 to the relevant bit position.

ADC	C Under	flow St	atus (Al	DCUST	AT)											
Base Offse	e 0x4003.8 et 0x018 R/W1C, r	3000			,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			ĩ	i	I	1	1 1	rese	rved	I	1	1	1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1			res	erved			1		•	UV3	UV2	UV1	UV0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	Bit/Field		Nam		ти	00	Reset	Doc	cription							
	Sil/Field		Indii	le	iy	pe	Resel	Des	cription							
	31:4		reser	ved	R	0	0x00	con	npatibility	with fut	ure prod	ucts, the	e of a res value of e operatio	f a reserv	•	
	3		UV	3	R/V	V1C	0	SS3	3 FIFO U	nderflow	/					
								und The	erflow co	ndition v atic read	vhere the d does n	e FIFO is ot move	ample Se s empty a the FIF0 g a 1.	nd a read	d was red	quested.
	2		UV	2	R/V	V1C	0	SS2	2 FIFO U	nderflow	/					
								und The	erflow co	ndition v atic read	vhere the d does n	e FIFO is ot move	ample Se s empty a the FIF0 g a 1.	nd a read	d was red	quested.
	1		UV	1	R/V	V1C	0	SS1	I FIFO U	nderflow	1					
								und The	erflow co	ndition v atic read	vhere the d does n	e FIFO is ot move	ample Se s empty a the FIF0 g a 1.	nd a read	d was red	quested.
	0		UV	0	R/V	V1C	0	SSC) FIFO U	nderflow	1					
								und	erflow co problem	ndition v atic read	vhere the	e FIFO is ot move	ample Se empty a the FIF(nd a read	d was red	quested.

returned. This bit is cleared by writing a 1.

Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the Sample Sequencers. Out of reset, Sequencer 0 has the highest priority, and sample sequence 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority or the ADC behavior is inconsistent.

Base Offset	0x4003.8 0x020 R/W, rese).3210	-nonty (ADUSC											
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	S	S3	rese	rved	SS	62	rese	rved	S	51	rese	rved	S	50
Type Reset	RO 0	RO 0	R/W 1	R/W 1	RO 0	RO 0	R/W 1	R/W 0	RO 0	RO 0	R/W 0	R/W 1	RO 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Ту	be	Reset	Des	cription							
:	31:14		reser	ved	R	C	0x00	com	patibility	with futu	ire prodi		value of	a reserv	To prov ved bit sh	
	13:12		SS	3	R/	W	0x3	SS3	Priority							
								enco and uniq	oding of 3 is lowe	Sample Sample	Sequeno priorities	er 3. A p assigne	oriority en d to the	ncoding Sequen	cifies the of 0 is hi cers mus o or mor	ghest at be
	11:10		reser	ved	R	С	0x0	com	patibility	with futu	ire prodi		value of	a reserv	To prov ved bit sh	
	9:8		SS	2	R/	W	0x2	SS2	Priority							
									SS2 field oding of			•	ed value	that spe	cifies the	e priority
	7:6		reser	ved	R	C	0x0	com	patibility	with futu	ire prodi		value of	a reserv	To prov ved bit sh	
	5:4		SS	1	R/	W	0x1	SS1	Priority							
									SS1 field oding of			•	ed value	that spe	cifies the	e priority
	3:2		reser	ved	R	C	0x0	com	patibility	with futu	ire prodi		value of	a reserv	To prov ved bit sh	
	1:0		SS	0	R/	W	0x0	SSO	Priority							
									SS0 field oding of				ed value	that spe	cifies the	e priority

ADC Sample Sequencer Priority (ADCSSPRI)

Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the Sample Sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

ADC Processor Sample Sequence Initiate (ADCPSSI)

Deee 0x4002 0000
Base 0x4003.8000
Offect 0v029

Offset 0x028 Type WO, reset -

.)po	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[01	1	1			1	1 1		rved			1	1.5	10		
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Type Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1			i res	n n erved		î		Î	Ì	SS3	SS2	SS1	SS0
Type Reset	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset																
В	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:4		reserv	/ed	W	10	-	Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	. To prov	/ide
								com	patibility served a	with futu	ure produ	ucts, the	value of	a reserv		
	3		SS	3	Ŵ	10	-	SS3	8 Initiate							
								Only	y a write	by softw	are is va	alid; a rea	ad of the	register	returns	no
									aningful d uencer 3							
									ster.	, assum		sequenc				40133
	2		SS	2	W	0	-	SS2	2 Initiate							
									y a write					•		
									aningful d uencer 2							
									ster.	,	0	·				
	1		SS	1	W	10	-	SS1	Initiate							
									y a write							
									aningful d Juencer 1							
									ster.		-					
	0		SS	C	W	10	-	SSC) Initiate							
									y a write							
								Seq	aningful d Juencer (
								regi	ster.							

Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2^{AVG} consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1 1			1		rese	rved		1			1	1	1
pe _	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
et	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ļ		reserved						<u> </u>		AVG	
oe et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	04-0			1	-	~	000	0 - 6							T	
	31:3		reserv	/ea	R	0	0x00				rely on tl ure prodi					
											ead-mod				cu bit 3	louiu
								pres	erveu au	1055 a i	cau-mot	iny-wine	operatio	<i>.</i>		
	2:0		AVO	3	R/	W	0x0					iny-write	operatio	лт. -		
	2:0		AVC	6	R/	W	0x0	Hard	dware Av	/eraging	Control	-	·		annlier	to ΔΓ
	2:0		AVC	3	R/	W	0x0	Haro	dware Av	veraging	Control t of hardv	vare ave	raging th	nat will be		
	2:0		AVC	3	R/	W	0x0	Haro Spe sam	dware Av cifies the ples. Th	veraging amount e avg fie	Control	vare ave e any va	raging th	nat will be		
	2:0		AVC	3	R/	w	0x0	Haro Spe sam valu	dware Av cifies the ples. Th	veraging amount e AVG fie eates ur	Control t of hardv eld can b	vare ave e any va	raging th	nat will be		
	2:0		AVC	3	R/	w	0x0	Haro Spe sam valu	dware Av cifies the ples. The e of 7 cm ue Desc	veraging amount e AVG fie eates ur ription	Control t of hardv eld can b	vare ave e any va ble resu	raging th	nat will be		
	2:0		AVC	3	R/	W	0x0	Hard Spea sam valu Valu	dware Av cifies the ples. The e of 7 cm ue Desc No ha	veraging e amount e AVG fie eates ur ription ardware	Control t of hardv eld can b ppredicta	vare ave e any va ble resu npling	raging th	nat will be		
	2:0		AVC	3	R/	W	0x0	Harc Spe sam valu Valu 0x0	dware Av cifies the ples. The e of 7 cm ue Desc No ha 2x ha	veraging e amount e AVG fie eates ur ription ardware	Control t of hardy eld can b predicta oversan	vare ave e any va ble resu npling pling	raging th	nat will be		
	2:0		AVC	5	R/	W	0x0	Hard Spea sam valu Valu 0x0	dware Av cifies the ples. The e of 7 cr ue Desc No ha 2x ha 4x ha	veraging e amount e AVG fie eates ur ription ardware ardware	Control t of hardweld can b predicta oversan	vare ave e any va ble resu npling pling pling	raging th	nat will be		
	2:0		AVC	3	R	W	0x0	Hard Spe- sam valu Valu 0x0 0x0 0x1 0x2	dware Av cifies the ples. The e of 7 cm ue Desc No h 2x ha 4x ha 8x ha	veraging amount e AVG fie eates ur ription ardware ardware ardware	Control t of hardweld can b opredicta oversan oversam	vare ave e any va ble resu npling pling pling pling	raging th	nat will be		
	2:0		AVC	3	R/	W	0x0	Hard Spec sam valu Valu 0x0 0x1 0x2 0x3	dware Av cifies the ples. The e of 7 cm ue Desc No ha 2x ha 4x ha 8x ha 16x h	veraging e amount e AVG fie eates ur ription ardware ardware ardware ardware ardware ardware	Control t of hardv eld can b npredicta oversam oversam oversam	vare ave e any va ble resu npling pling pling pling npling	raging th	nat will be		
	2:0		AVC	3	R	W	0x0	Hard Spe- sam valu Valu 0x0 0x1 0x2 0x3 0x4	dware Av cifies the ples. The e of 7 cm ue Desc No ha 2x ha 4x ha 8x ha 16x h 32x h	veraging e amount e AVG fie eates ur ription ardware ardware ardware ardware bardware bardware	Control t of hardv eld can b predicta oversam oversam oversam	vare ave e any va ble resu npling pling pling pling mpling mpling	raging th	nat will be		

ADC Sample Averaging Control (ADCSAC)

Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0.

This register is 32-bits wide and contains information for eight possible samples.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

Base 0x4003.8000 Offset 0x040 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	rese	rved	MU	JX7	reser	ved	MU	JX6	rese	erved	М	JX5	rese	rved	MU	IX4
Type Reset	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	rese	rved	мu	іхз	reser	ved	ML	JX2	rese	rved	М	JX1	rese	rved	MU	IX0
Type Reset	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
В	it/Field		Nam	ne	Тур	be	Reset	Des	cription							
:	31:30		reserv	ved	R	C	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
:	29:28		MUX	(7	R/\	N	0	8th	Sample	Input Se	lect					
								with sam	the San pled for t correspo	nple Seq the analo	juencer. og-to-digi	the eight It specifie tal conve ample, a	es which rsion. Th	of the a e value s	nalog in∣ et here iı	outs is ndicates
:	27:26		reserv	ved	R	C	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		
:	25:24		MUX	(6	R/\	N	0	7th	Sample	Input Se	lect					
								exe	cuted wit	th the Sa	mple Se	g the seve quencer log-to-dig	and spec	cifies wh	•	
:	23:22		reserv	ved	R	C	0	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.								
:	21:20		MUX	(5	R/\	N	0	6th	Sample	Input Se	lect					
								with	the San	nple Seq	luencer a	the sixth and speci gital conv	fies which			
	19:18		reserv	ved	R	C	0	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv		

Bit/Field	Name	Туре	Reset	Description
17:16	MUX4	R/W	0	5th Sample Input Select
				The MUX4 field is used during the fifth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
15:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
13:12	MUX3	R/W	0	4th Sample Input Select
				The MUX3 field is used during the fourth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11:10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:8	MUX2	R/W	0	3rd Sample Input Select
				The MUX2 field is used during the third sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5:4	MUX1	R/W	0	2nd Sample Input Select
				The MUX1 field is used during the second sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1:0	MUX0	R/W	0	1st Sample Input Select
				The MUX0 field is used during the first sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog to digital conversion

sampled for the analog-to-digital conversion.

Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 0. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between.

This register is 32-bits wide and contains information for eight possible samples.

ADC Sample Sequence Control 0 (ADCSSCTL0)

Offse		et 0x0000																
[31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
Type Reset	TS7 R/W 0	IE7 R/W 0	END7 R/W 0	D7 R/W 0	TS6 R/W 0	IE6 R/W 0	END6 R/W 0	D6 R/W 0	TS5 R/W 0	IE5 R/W 0	END5 R/W 0	D5 R/W 0	TS4 R/W 0	IE4 R/W 0	END4 R/W 0	D4 R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription									
	31		TS	7	R/	W	0	8th	Sample ⁻	Temp Se	ensor Sel	ect						
								and sen	specifies	s the inp id. Othe	ut source	e of the s	sample.	If set, the	imple seo e temper ne ADCS	ature		
	30		IE7	,	R/	W	0	0 8th Sample Interrupt Enable										
							The IE7 bit is used during the eighth sample of the sample seque and specifies whether the raw interrupt signal (INR0 bit) is asserted the end of the sample's conversion. If the MASK0 bit in the ADCIM register is set, the interrupt is promoted to a controller-level interru When this bit is set, the raw interrupt is asserted, otherwise it is no is legal to have multiple samples within a sequence generate interru									erted at CIM errupt. s not. It		
	29		END)7	R/	W	0	8th	Sample i	s End of	f Sequen	се						
								8th Sample is End of Sequence The END7 bit indicates that this is the last sample of the sequence. It is possible to end the sequence on any sample position. Samples define after the sample containing a set END are not requested for conversio even though the fields may be non-zero. It is required that software writ the END bit somewhere within the sequence. (Sample Sequencer 3, which only has a single sample in the sequence, is hardwired to have the END0 bit set.)										
								Sett	ing this t	oit indica	tes that	his sam	ple is the	e last in f	the seque	ence.		
	28		D7		R/	W	0	8th	Sample I	Diff Inpu	t Select							
							The D7 bit indicates that the analog input is to be differentially sam The corresponding ADCSSMUXx nibble must be set to the pair nur "i", where the paired inputs are "2i and 2i+1". The temperature ser does not have a differential option. When set, the analog inputs ar differentially sampled.									number sensor		
	27		TS	6	R/	W	0	7th	Sample ⁻	Temp Se	ensor Sel	ect						
								San	ne definit	ion as T	s7 but u	sed duri	ng the se	eventh s	ample.			

Bit/Field	Name	Туре	Reset	Description
26	IE6	R/W	0	7th Sample Interrupt Enable Same definition as IE7 but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select Same definition as D7 but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select Same definition as TS7 but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select Same definition as D7 but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence Same definition as END7 but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select Same definition as D7 but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select Same definition as TS7 but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select Same definition as TS7 but used during the third sample.

Bit/Field	Name	Туре	Reset	Description
10	IE2	R/W	0	3rd Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as END7 but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the first sample.

Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

This register contains the conversion results for samples collected with the Sample Sequencer (the **ADCSSFIF00** register is used for Sample Sequencer 0, **ADCSSFIF01** for Sequencer 1, **ADCSSFIF02** for Sequencer 2, and **ADCSSFIF03** for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0) Base 0x4003.8000 Offset 0x048 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l							rese	rved		•			•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved					1 I		DA	TA	1	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-):4/ []: a l al		Nam		т.		Deset	Dee								
E	Bit/Field		Nam	ie	Ту	pe	Reset	Des	cription							
	31:10		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	vide nould be
	9:0		DAT	A	R	0	0x00	Con	version I	Result D	ata					

Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the Sample Sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIF0, **ADCSSFSTAT1** on FIFO1, **ADCSSFSTAT2** on FIFO2, and **ADCSSFSTAT3** on FIFO3.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000 Offset 0x04C

Offset 0x04C Type RO, reset 0x0000.0100

1,900	110,1000		5100															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		r r		i		r r		rese	rved	1					ſ	,		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	4.4	13	12	11	10	9	8	7	6	5		3	2	1	0		
I	15	14	13	12	11		9		/			4	3	1	· · ·			
		reserved		FULL		reserved		EMPTY		HP					TR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0		
E	Bit/Field		Nan	ne	Ту	pe	Reset	Des	cription									
	31:13		reser	ved	R	0	0x00	Soft	ware sho	ould not i	rely on t	he value	of a res	erved bit	. To prov	/ide		
												ucts, the			ed bit sh	nould be		
								pres	erved a	cross a r	ead-mod	dify-write	operatio	on.				
	12 FULL RO 0 FIFO Full																	
	12		FUL	-L	R	0	0	FIFC) Full									
								Whe	en set, in	idicates t	hat the	FIFO is c	urrently	full.				
	11:9		reser	ved	R	0	0x00					he value						
												ucts, the			ed bit sh	nould be		
								pres	erved a	cross a r	ead-moo	dify-write	operation	on.				
	8		EMP	TY	R	0	1	FIFC) Empty									
								W/ba	n oot in	diaataa t	hot the		urronth	ometri				
								vviie	in set, in	iuicales i	nattie	FIFO is c	unenuy	empty.				
	7:4		HPT	R	R	0	0x00	FIFC) Head I	Pointer								
								Thie	field co	ntaine the	curron	t "head" p	ointer ir	ndev for t		that is		
										ry to be v		t neau p				, แาสเ 15,		
	3:0		TPT	R	R	0	0x00	FIFC) Tail Po	ointer								
								This	field co	ntains the	e curren	t "tail" po	inter ind	lex for th	e FIFO,	that is,		
								the r	next entr	ry to be r	ead.							

Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 264 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

Base 0x4003.8000

Offset 0x060 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1			1	•	rese	erved	1					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[rese	rved	М	JX3	rese	l erved	М	I JX2	rese	erved	м	I JX1	rese	rved	м	JXO	
Туре	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	RO	RO	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nan	ne	Ту	pe	Reset	Des	cription								
	31:14		reser	vod	D	0	0x00	Soft	waro ch	ould not	roly on t	ho valuo	of a ros	orwood bit		vido	
	51.14		16361	veu		0	0,00			y with futu							
										cross a r	•						
	13:12		MUX	X3	R/	W	0	4th	Sample	Input Sel	lect						
	11:10		reser	ved	R	0	0	Soft	ware sh	ould not	relv on t	he value	of a res	erved bit	t. To prov	/ide	
										y with futu					•		
								pres	served a	icross a r	ead-mo	dify-write	operatio	on.			
	9:8		MUX	v 0	D	W	0	3rd	Sampla	Input Se	loct						
	9.0		1007	~2		vv	0	Siu	Sample	input Se	IECI						
	7:6		reser	ved	R	0	0	Soft	ware sh	ould not	rely on t	he value	of a res	erved bi	t. To prov	/ide	
										y with futu	•				ed bit sl	nould be	
								pres	served a	icross a r	ead-mo	dify-write	operatio	on.			
	5:4		MUX	X 1	R	W	0	2nd Sample Input Select									
	5.1				10		Ũ	2.10	cumple								
	3:2		reser	ved	R	0	0			ould not					•		
										y with futu	•				ed bit sl	nould be	
								pres	served a	icross a r	ead-mo	uny-write	operation	DN.			
	1:0		MUX	×0	R/	W	0	1st Sample Input Select									

Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 16-bits wide and contains information for four possible samples. See the **ADCSSCTL0** register on page 266 for detailed bit descriptions.

ADC Sample Sequence Control 1 (ADCSSCTL1)

Base 0x4003.8000

Offset 0x064 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
	1		1 1			l .	1	rese	rved	1	1		1		I					
Туре	RO	RO 0	RO	RO	RO	RO	RO 0	RO	RO 0	RO 0	RO	RO	RO 0	RO	RO 0	RO				
Reset	0		0	0	0	0		0			0	0		0		0				
ſ	15 TS3	14 IE3	13 END3	12 D3	11 TS2	10 IE2	9 END2	8 D2	7 TS1	6 IE1	5 END1	4 D1	3 TS0	2 IE0	1 END0	0 D0				
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
В	sit/Field		Nam	e	Ту	ре	Reset	Des	cription											
	31:16		reserv	ved	R	0	0x00								. To prov					
													value of operatio		ed bit sh	ould be				
	15		TS)	R/	10/	0			Temp Se		-								
	15		150)	r./	vv	U		•	•			na tha fa	urth con	مام					
								Same definition as TS7 but used during the fourth sample.												
	14		IE3		R/	W	0	0 4th Sample Interrupt Enable												
								San	ne defini	tion as ⊥	E7 but u	sed duri	ng the fo	ourth san	nple.					
	13		END	3	R/	W	0	4th	Sample	is End of	f Sequer	ce								
								Sam	ne defini	tion as E	ND7 but	used du	ring the	fourth sa	mple.					
	12		D3		R/	w	0	4th 3	Sample	Diff Inpu	t Select									
												ed durin	g the fou	rth sam	ole.					
	11		то	,	D/	NA /	0						•	·						
	11		TS2	2	R/	vv	0			Temp Se										
								San	le dell'ill	uon as T	S / Dul u	sea aun	ng the th	inu sam	Jie.					
	10		IE2		R/	W	0	3rd	Sample	Interrupt	Enable									
								San	ne defini	tion as I	E7 but u	sed duri	ng the th	ird sam	ole.					
	9		END	2	R/	W	0	0 3rd Sample is End of Sequence												
								Sam	ne defini	tion as E	ND7 but	used du	ring the	third san	nple.					
	8		D2		R/	W	0	3rd	Sample	Diff Inpu	t Select									
												ed during	g the thir	d sampl	e.					
								oun			/ but us	cu uunn	g are am	u sumpi	0.					

LM3S2412 Microcontroller

Bit/Field	Name	Туре	Reset	Description
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as $IE7$ but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the first sample.

Base 0x4003.8000

Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 264 for detailed bit descriptions.

	t 0x0A0 R/W, rese	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	1	1	1	т т 	rese	1		1	1	1	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Type RO												1	1	MU	oxu	
Туре			RO	RO	RO	RO	RO		RO		RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	lit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:2		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	f a reserv	•	
	1:0		MUX	×0	R/	W	0	1st S	Sample I	nput Sel	lect					

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSCTL0** register on page 266 for detailed bit descriptions.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1 1				т т	rese	rved			1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
						res	erved			l		•	TS0	IE0	END0	D0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0		
В	it/Field		Nam	ne	Ту	oe.	Reset	Des	cription									
					. , ,		110001	200	onption									
	31:4		reserv	ved	R	С	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
								pres	erved ac	ross a r	ead-mod	dify-write	operatio	on.				
	3		TSC)	R/	W	0	1st S	Sample 1	Temp Se	nsor Se	lect						
								Sam	ne definit	ion as T	s7 but u	sed durii	ng the fir	st samp	e.			
	2		IE0)	R/	w	0	1st S	Sample I	nterrupt	Enable							
									ne definit			eod duri	aa tha fir	et comp				
								San		1011 85 1	E / Dut u	Seu uum	iy iie iii	si samp	с.			
	1		END	00	R/	W	1	1st S	Sample is	s End of	Sequer	ice						
								Sam	ne definit	ion as E	ND7 but	used du	ring the f	irst sam	ple.			
								Sinc	e this se	quencer	has onl	y one en	try, this l	oit must	be set.			
	0		D0	1	R/	w	0	1st s	Sample [Diff Input	Select							
								Sam	ne definit	ion as D	7 but us	ed during	g the firs	t sample				

ADC Sample Sequence Control 3 (ADCSSCTL3)

Base 0x4003.8000

Offset 0x0A4 Type R/W, reset 0x0000.0002

July 25, 2008

Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

	31	30	29	28	27	26	25	24	23 2	2 21	20	19	18	17	16				
	•							reserved	•		1				•				
pe L	RO	RO	RO	RO	RO	RO	RO			:0 R0	RO	RO	RO	RO	RO				
set	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6 5	4	3	2	1	0				
	•						· ·	reserved							LB				
be et	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			0 RO 0 0	RO 0	RO 0	RO 0	RO 0	R/V 0				
Bit/Field		Name			Ty	be	Reset	Description											
	31:1		reserv	/ed	R	RO 0x00 Software should not rely on the value of a reser									∕ide				
	• • • •			- Cu		•	0/100	compatibility with future products, the value of a reserved bit should											
								preserv	ed acros	s a read-mo	dify-write	operatio	on.						
	0		LB		R/	W	0	Loopba	ck Mode	Enable									
								When se	et. forces	a loopback v	vithin the	diaital bl	ock to pro	ovide info	orma				
										que number									
								provide sample data, but instead provide the 10-bit loopback data as shown below.											
								shown	oelow.										
								Bit/Fiel	d Name	Description	l								
					9:6 CNT Continuous					s Sample Counter									
										0	sample	le counter that is initialized to 0 a							
										Continuous	oumpio	counts each sample as it processed. This helps							
										counts eac	h sample	•			lps				
								_	OONT	counts eac provide a u	h sample nique va	lue for th	ie data re		lps				
								5	CONT	counts eac provide a u Continuatio	h sample nique va on Sampl	lue for th e Indicat	ie data re or	eceived.	•				
								5	CONT	counts eac provide a u Continuatio When set, i	h sample nique va on Sampl ndicates	lue for th e Indicat that this i	ie data re or is a conti	eceived. nuation	•				
								5	CONT	counts eac provide a u Continuation When set, i For examp	h sample nique va on Sampl ndicates le, if two	lue for th e Indicat that this i sequenc	ie data re or is a conti ers were	eceived. nuation : to run	samp				
								5	CONT	counts eac provide a u Continuatio When set, i	h sample nique va on Sampl ndicates le, if two ck, this in	lue for th e Indicat that this i sequenc idicates t	ie data ro or is a conti ers were that the o	eceived. nuation : to run	samp				
								5	CONT	counts eac provide a u Continuatio When set, i For examp back-to-bac	h sample nique va on Sampl ndicates le, if two ck, this in ly sampli	lue for the e Indicat that this is sequence idicates to ng at full	e data re or is a conti ers were that the o rate.	eceived. nuation : to run	samp				
										counts eac provide a u Continuation When set, i For examp back-to-bac continuous	h sample nique va on Sampl ndicates le, if two ck, this in ly sample Sample	lue for the e Indicat that this is sequence idicates t ing at full Indicator	e data ro or is a conti ers were that the o rate.	eceived. nuation s to run controlle	samp r kep				
										counts eac provide a u Continuatio When set, i For examp back-to-bac continuous Differential	h sample nique va on Sampl ndicates le, if two ck, this in ly sampli Sample indicates	lue for the e Indicat that this is sequence idicates f ing at full Indicator that this	e data ro or is a conti ers were that the o rate. is a diffe	eceived. nuation s to run controlle	samp r kep				
								4	DIFF	counts eac provide a u Continuation When set, i For examp back-to-bac continuous Differential When set,	h sample nique va on Sampl ndicates le, if two ck, this in ly sample sample indicates or Samp	lue for the e Indicate that this is sequence idicates in g at full Indicator that this le Indica	e data re or is a conti ers were that the o rate. is a diffe tor	eceived. nuation s to run controlle erential s	samp r kep samp				
								4 3	DIFF	counts eac provide a u Continuation When set, i For examp back-to-bac continuous Differential When set, Temp Sens When set, i sample.	h sample nique va on Sampl ndicates le, if two ck, this in ly sample indicates for Samp ndicates	lue for the e Indicate that this is sequence dicates f ng at full Indicator that this le Indica that this	e data re or is a conti ers were that the o rate. is a diffe tor	eceived. nuation s to run controlle erential s	samp r kep samp				
								4	DIFF	counts eac provide a u Continuation When set, i For examp back-to-bac continuous Differential When set, Temp Sens When set, i	h sample nique va on Sampl ndicates le, if two ck, this in ly sample indicates for Samp ndicates	lue for the e Indicate that this is sequence dicates f ng at full Indicator that this le Indica that this	e data re or is a conti ers were that the o rate. is a diffe tor	eceived. nuation s to run controlle erential s	samp r kep samp				

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000 Offset 0x100

12 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S2412 controller is equipped with two UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 1.5625 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

12.1 Block Diagram

Figure 12-1. UART Module Block Diagram



12.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 296). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.


The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.

12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 279 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 12-2. UART Character Frame



12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 292) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 293). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

BRD = BRDI + BRDF = UARTSysClk / (16 * Baud Rate)

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 294), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- **UARTIBRD** write, **UARTFBRD** write, and **UARTLCRH** write
- **UARTFBRD** write, **UARTIBRD** write, and **UARTLCRH** write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit

FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 289) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 278).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 287). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

12.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register. See page 291 for more information on IrDA low-power pulse-duration configuration.

Figure 12-3 on page 281 shows the UART transmit and receive signals, with and without IrDA modulation.




Figure 12-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

12.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 285). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 294).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 289) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 298). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

12.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 303).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 300) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 302).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 304).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

12.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 296). In loopback mode, data transmitted on UnTx is received on the UnRx input.

12.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 279, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 292) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 293) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

12.4 Register Map

Table 12-1 on page 283 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 296) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 12-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	285
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	287
0x018	UARTFR	RO	0x0000.0090	UART Flag	289
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	291
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	292

Offset	Name	Туре	Reset	Description	See page
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	293
0x02C	UARTLCRH	LCRH R/W		UART Line Control	294
0x030	UARTCTL	R/W	0x0000.0300	UART Control	296
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	298
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	300
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	302
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	303
0x044	UARTICR W1C		0x0000.0000	UART Interrupt Clear	304
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	306
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	307
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	308
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	309
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	310
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	311
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	312
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	313
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	314
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	315
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	316
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	317

12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UAR ⁻ UAR ⁻ Offse	RT Data F0 base: (F1 base: (t 0x000)x4000.C)x4000.D	000																	
Туре	R/W, rese																			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
								rese	erved											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
	- r	rese	l erved	1	OE	BE	PE	FE		1		D/	T ATA	1	1	·				
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	Description											
	31:12		reserv	und	Б	0	0	Software should not rely on the value of a reserved bit. To provid								ido				
	51.12		reser	veu		.0	0	compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.												
	11		OE	Ξ	R	0	0	UAF	UART Overrun Error											
								The	OE values are defined as follows:											
								Val	ue Deso	ription										
								C		e has be	en no da	ata loss i	due to a	FIFO ov	errun					
								1		data wa						na in				
										loss.	STECCIVE			J was iu	n, result	ig in				
	10		BE	E	R	0	0	UAF	RT Break	< Error										
								This	s bit is se	et to 1 wh	ien a bre	eak cond	lition is d	etected	indicatir	ng that				
								the	receive of	data inpu n time (de	it was he	eld Low f	or longe	r than a	full-word					
								In F		Ia this a	rror is a	sociater	d with the	- charac	tor at the	ton of				
								the FIF	In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.											
								yoe	รเบลไ	marking	siale) a	nu trie h		SIGULDI	is receiv	eu.				

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The **UARTRSR/UARTECR** register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	, ,			1 1	rese	erved		I	1	l .	1	í	,	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	45	14	10	10	44	10	0	0	7	6	F	4	2	2	4	0	
r	15	14	13	12	11	10	9	8	· · ·	6	5	4	3	2	1	0	
						res	erved						OE	BE	PE	FE	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nam	ne	Ту	ре	Reset	eset Description									
	31:4		reserved RO 0 Software should not rely on the										of a res	erved hit	To pro	vide	
	01.4		reserv	vcu		0	Ū									hould be	
									served a								
								•				5	•				
	3		OE		R	0	0	UAF	RT Overr	un Error							
								Whe	en this bi	t is set to	o 1. data	is receiv	ved and	the FIFC) is alrea	adv full.	
									s bit is cle								
								The	FIFO co	ntents r	emain va	alid since	no furth	er data i	s writte	n when	
									FIFO is f								
								The CPU must now read the data in order to empty the FIF									
	2		BE RO 0 UART Break Error														
								This	s bit is se	t to 1 wh	nen a bre	eak cond	ition is d	etected,	indicati	ng that	
									received								
								tran	smission	time (de	efined as	s start, da	ata, parit	ty, and st	op bits)		
								This	s bit is cle	eared to	0 by a w	rite to U	ARTEC	ર .			
										e, this e	rror is as	ssociated	d with the	e charac	ter at the	e top of	
																d into the	
									O. The n								
										marking	state) a	nd the n	ext valid	start bit	is receiv	/ed.	

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	I							rese	rved			•	1	•	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
Reser	-								-	-				-	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ			rese	rved						ſ	DA	TA	1	I	
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Name		Ту	ре	Reset	Des	cription							
	31:8	reserved			W	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
7:0			DATA		WO		0	Erro	or Clear							

A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART UART Offse	RT Flag 10 base: (11 base: (t 0x018 RO, rese)x4000.C)x4000.D	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'							rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved		• •		TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.													
7 TXFE RO 1 UART Transmit FIFO Empty																
										g of this t register.	•	nds on th	ne state o	of the F	EN bit in th	ne
									e FIFO is ster is er		l (fen is	0), this b	oit is set v	vhen the	e transmit	holding
									e FIFO is mpty.	s enabled	d (fen is	s 1), this	bit is set	when t	he transm	iit FIFO
	6		RXF	F	R	0	0	UAF	RT Recei	ve FIFO	Full					
										g of this I register.	•	nds on th	ne state o	of the F	EN bit in th	ne
If the FIFO is disabled, this bit is set when the receive is full.						e holding r	egister									
If the FIFO is enabled, this bit is set when the recei						receive	FIFO is fu	ull.								
	5		TXF	F	R	0	0	UAF	RT Trans	mit FIFO	Full					
										g of this I register.	•	nds on th	ne state o	of the F	EN bit in th	ne
								If the		s disable	d, this bi	t is set v	vhen the	transmi	it holding I	register
								If th	e FIFO is	s enabled	d, this bi	t is set w	hen the	transmi	t FIFO is f	full.

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The internal IrLPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrLPBaud16 clock. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F_{IrLPBaud16}

where F_{IrLPBaud16} is nominally 1.8432 MHz.

You must choose the divisor so that $1.42 \text{ MHz} < F_{IrLPBaud16} < 2.12 \text{ MHz}$, which results in a low-power pulse duration of $1.41-2.11 \mu s$ (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4 μs are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UAF	ki ird <i>i</i>	A LOW-I	Power F	kegister (UARTI	LPR)										
UAR		0x4000. 0x4000.														
Туре	R/W, re	set 0x000	0000.00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
1		1	1	1	1		1 1		1 <u>.</u>	1	1	1	1	1	1	î l
								rese	erved				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I		1	1	1	1		1 1			ı Č	,	<u> </u>	1		1	٦
				rese	rved							ILP	DVSR			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
6	Bit/Field		Na	me	TV	n 0	Reset	Doc	cription							
Ľ			Ind		Ту	he	Reset	Des	cription							
	31:8		rese	erved	R	0	0	Soft	ware sh	ould not	rely on	the value	e of a res	erved h	it To pro	vide
	01.0		1000			0	Ū	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be								
									. ,		•		e operatio			
								P. 54				,,				
	7:0		ILPD	VSR	R/	W	0x00	lrD <i>A</i>	Low-Po	ower Div	visor					
							This	ia an O	hit low r	ower d	i vicer vel					
							THIS	9 19 911 9-	-wit iow-p	Jower d	ivisor val	ue.				

Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD=0**), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTICRH** register. See "Baud-Rate Generation" on page 279 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000

UART1 base: 0x4000.D000 Offset 0x024 Type R/W, reset 0x0000.0000 31 30 29 28 23 27 26 25 24 22 21 20 19 18 17 16 reserved RO Туре RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Reset 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 DIVINT Туре R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:16 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 DIVINT R/W 0x0000 Integer Baud-Rate Divisor

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 279 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000

Offse	l 1 base: 0 t 0x028 R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ						1 I	rese	erved			1	1 I	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ				rese	rved	т т		1			1	I DIVF	RAC	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
В	Bit/Field	ield Name Type				Reset	Des	cription								
	31:6		reserv	/ed	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	5:0		DIVFF	RAC	R/	W	0x000	Frac	ctional Ba	aud-Rate	e Divisor					

July 25, 2008

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C Type R/W, reset 0x0000.0000

Type	R/W, Tes	et 0x000	0.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1				1 I	rese	erved		1	1		1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved		• •		SPS	W	LEN	FEN	STP2	EPS	PEN	BRK	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	31:8		reserv	/ed	R	0	0	Sof	Software should not rely on the value of a reserved bit. To provide								
	01.0		10301			0	0				ure prod						
								pres	served a	cross a	read-moo	dify-write	operatio	on.			
	7		SPS	S	R/	W	0	UAF	RT Stick	Parity S	elect						
								Whe	en bits 1.	2. and 7	of UAR	FLCRH a	are set. th	ne parity	bit is trai	nsmitte	
								and	checked	l as a O.	When b	its 1 and	7 are se				
						pari	ty bit is t	ransmitt	ed and c	hecked a	as a 1.						
								Whe	en this bi	t is clea	red, stick	a parity is	s disable	d.			
	6:5		WLE	N	R/	W	0	UAF	RT Word	Length							
								The	bits indi	cate the	number	of data l	bits trans	mitted o	r receive	ed in a	
								fran	ne as foll	ows:							
								Val	ue Desc	ription							
								0x		•							
								0x									
								0x	1 6 bits	\$							
								0x		s (defaul	lt)						
										(.,						
	4		FEI	N	R/	W	0	UAF	RT Enabl	e FIFOs	6						
								lf th mod		et to 1, tr	ansmit a	nd receiv	ve FIFO b	ouffers a	re enable	ed (FIFC	
											FIFOs are b holding		•	acter mo	de). The	FIFOs	

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select
				If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

- **Note:** The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.
 - 1. Disable the UART.
 - 2. Wait for the end of transmission or reception of the current character.
 - 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
 - 4. Reprogram the control register.
 - 5. Enable the UART.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030 Type R/W, reset 0x0000.0300

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
]			1		i i	1	1 1	rese	rved	1		1	1	r	1	1
					L											
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved		•	RXE	TXE	LBE		rese	erved		SIRLP	SIREN	UARTEN
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0
P	Bit/Field		Nam	1e	Ту	ne	Reset	Des	cription							
			nun		' y	pe	Reser	Des	onption							
	31:10		reserv	/ed	R	0	0	Soft	ware sh	ould not	relv on t	he value	e of a res	erved bit	. To prov	/ide
								compatibility with future products, the value of a re							•	
								pres	served a	cross a r	ead-mo	dify-write	e operatio	on.		
	9		RXI	E	R/	W	1	UAF	RT Rece	ive Enab	le					
								If th	is hit is s	et to 1 t	he recei	ve sectio	on of the	UART is	enable	When
										,			a receive			
										fore stop				.,		
								Not	e: To	enable	receptio	n, the U	ARTEN b i	it must al	so be se	et.
	8		TXI	Ξ	R/	W	1	UAF	RT Trans	mit Enat	ble					
										,			on of the			
										disabled			f a transr	nission,	it comple	etes the
								Not	e: To	enable	transmis	sion. the	e uartei	N bit mus	st also be	e set.
												, 				

Bit/Field	Name	Туре	Reset	Description
7	LBE	R/W	0	UART Loop Back Enable If this bit is set to 1, the UnTX path is fed through the UnRX path.
6:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	SIRLP	R/W	0	UART SIR Low Power Mode
				This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 291 for more information.
1	SIREN	R/W	0	UART SIR Enable
				If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

	t 0x034 R/W, res	et 0x000	0.0012													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	1		rese	rved	1	1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	rese	l erved				1		RXIFLSEL			I TXIFLSEL	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
B	Bit/Field Nam				Туре		Reset	Des	Description							
	31:6		reser	reserved RO		0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	5:3		RXIFL	SEL	R/W		0x2	UART Receive Interrupt FIFO Level Select								
								The	trigger p	points for	the reco	eive inter	rupt are	as follov	WS:	
								Va	alue De	escriptior	ı					
								0	x0 R)	K FIFO ≥	1/8 full					
								0	x1 R)	K FIFO ≥	¼ full					
								0	x2 R)	K FIFO ≥	½ full (c	lefault)				
								0	x3 R)	K FIFO ≥	¾ full					
								0	x4 R)	K FIFO ≥	7/8 full					

0x5-0x7 Reserved

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO \leq 1/8 full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO $\leq \frac{1}{2}$ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UAF	RT Interi	upt M	ask (UAF	RTIM)													
UAR1 Offse	F0 base: 0 F1 base: 0 t 0x038 R/W, rese	x4000.[0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	ľ						1	rese	rved					1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
_ [reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM			erved	20	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	
В	Bit/Field		Nam	е	Ту	ре	Reset	Des	cription								
	31:11		reserv	ed	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the lify-write	value of	a reserv	•		
	10		OEIN	Л	R/	W	0	UAF	RT Overr	un Error	Interrup	t Mask					
								On a	a read, tł	ne currer	nt mask	for the O	ЕІМ inte	rrupt is r	returned.		
Setting this bit to 1 promotes the OEIM interrupt to the interrupt							terrupt co	ontroller.									
	9		BEIN	Λ	R/	W	0	UAF	RT Break	Error In	terrupt N	/lask					
								On a	a read, tl	ne currer	nt mask	for the BI	EIM inte	rrupt is r	returned.		
								Sett	ing this b	it to 1 pro	omotes t	Ne BEIM	interrupt	to the in	terrupt co	ontroller.	
	8		PEIN	Λ	R/	W	0	UAF	RT Parity	Error In	terrupt N	lask					
								On a	a read, tl	ne currer	nt mask	for the P	EIM inte	rrupt is r	returned.		
								Sett	ing this b	it to 1 pro	omotes t	Ne PEIM	interrupt	to the in	terrupt co	ontroller.	
	7		FEIN	Λ	R/	W	0	UAF	RT Frami	ng Error	Interrup	t Mask					
								On a	a read, tł	ne currer	nt mask	for the F	EIM inte	rrupt is r	returned.		
							Setting this bit to 1 promotes the \texttt{FEIM} interrupt to the interrupt controlle							ontroller.			
	6		RTIN	Λ	R/	W	0	UAF	RT Recei	ve Time	-Out Inte	errupt Ma	isk				
								On a	a read, tl	ne currer	nt mask	for the R	гім inte	rrupt is r	returned.		
								Sett	ing this b	it to 1 pro	omotes t	Ne RTIM	interrupt	to the in	terrupt co	ontroller.	
	5		TXIN	1	R/	W	0	0 UART Transmit Interrupt Mask									
								On a	On a read, the current mask for the TXIM interrupt is returned.								
								Sett	ing this b	it to 1 pro	omotes t	NE TXIM	interrupt	to the in	terrupt co	ontroller.	

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	1		1 1				1	rese	erved	1	1	r r				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:11		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv		
	10		OER	IS	R	0	0	UAF	RT Overr	un Error	Raw Int	errupt St	atus			
								Give	es the ra	w interru	ipt state	(prior to ı	masking) of this	interrupt.	
	9		BER	IS	R	0	0	UAF	RT Break	Error R	aw Interi	rupt Statu	JS			
								Give	es the ra	w interru	pt state	(prior to ı	masking) of this	interrupt	
	8		PER	IS	R	0	0	UAF	RT Parity	Error R	aw Interr	upt Statu	IS			
								Give	es the ra	w interru	ipt state	(prior to ı	masking) of this	interrupt	
	7		FER	IS	R	0	0	UAF	RT Fram	ing Error	Raw Int	errupt St	atus			
								Give	es the ra	w interru	pt state	(prior to ı	masking) of this i	interrupt	
	6		RTR	IS	R	0	0	UAF	RT Rece	ive Time	-Out Rav	v Interrup	ot Status	;		
								Give	es the ra	w interru	pt state	(prior to ı	masking) of this i	interrupt.	
	5		TXR	IS	R	0	0	UAF	RT Trans	mit Raw	Interrup	t Status				
								Give	es the ra	w interru	pt state	(prior to I	masking) of this	interrupt	
	4		RXR	IS	R	0	0	UAF	RT Rece	ive Raw	Interrupt	Status				
								Give	es the ra	w interru	pt state	(prior to ı	masking) of this i	interrupt.	
	3:0		reserv	ved	R	0	0xF	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv		

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ	- 1		1 1					rese	rved		1				1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS		rese	erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
:	31:11		reserv	ved	R	0	0x00	com	patibility	with fut		ucts, the	value of	a reserv	t. To prov ved bit sh	
	10		OEM	IS	R	0	0	UAF	RT Overr	un Error	Masked	Interrup	t Status			
								Give	es the m	asked in	terrupt st	tate of th	is interru	ıpt.		
	9		BEM	IS	R	0	0	UAF	RT Break	Error M	asked In	iterrupt S	Status			
	-					-	-				terrupt s	•		ıpt.		
	8		PEM	10	R	0	0				asked In					
	0			13	ĸ	0	0				terrupt st	•		Int		
	_				_	_	_							ipt.		
	7		FEM	IS	R	0	0			0	Masked	•				
								Give	es the ma	asked in	terrupt st	tate of th	is interru	ipt.		
	6		RTM	IS	R	0	0	UAF	RT Recei	ive Time	-Out Mas	sked Inte	errupt Sta	atus		
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	5		TXM	IS	R	0	0	UAF	RT Trans	mit Mas	ked Inter	rupt Stat	us			
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	4		RXM	IS	R	0	0	UAF	RT Recei	ive Mask	ed Interi	upt State	JS			
								Give	es the m	asked in	terrupt s	tate of th	is interru	ıpt.		
	3:0		reserv	ved	R	0	0	com	patibility	with fut		ucts, the	value of	a reserv	t. To prov ved bit sh	

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UAR UAR Offse	RT Intern F0 base: (F1 base: (t 0x044 W1C, res)x4000.C)x4000.E	0000	RTICR)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved			•		•	•	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved		,	OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC			erved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
E	lit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:11		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	10		OEI	С	W	1C	0	Ove	rrun Erro	or Interru	ipt Clear					
								The	OEIC Va	alues are	defined	as follov	WS:			
								Val	ue Desc	ription						
								0	No e	ffect on t	he interi	upt.				
								1	Clea	rs interru	ıpt.					
	9		BEI	С	W	1C	0	Brea	ak Error	Interrupt	Clear					
								The	BEIC Va	alues are	defined	as follov	ws:			
								Val	ue Desc	ription						
								0	No e	ffect on t	he interi	upt.				
								1	Clea	rs interru	ıpt.					
	8		PEI	С	W	1C	0	Pari	ty Error	Interrupt	Clear					
								The	PEIC Va	alues are	defined	as follov	WS:			
								Val	ue Desc	ription						
								0		ffect on t		upt.				
								1	Clea	rs interru	ipt.					

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear
				The FEIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear
				The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
				The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1		1	1	1 1	rese	rved		1		1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	15	14	1		rved	1		0	,			PI		1	· ·	,
					1								- ·			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ıe	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	4	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[7:0]				
								Can	be used	by soft	ware to i	dentify th	ne prese	nce of th	is peripł	neral.

Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	1	1 1	rese	rved		1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber				-	-	-						-			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	erved						•	Pl	D5	•	-	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8 reserved RO							com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	f a reserv	•	
	7:0		PID	5	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[15:8]				
								Can	be used	l by soft	ware to i	dentify th	ne prese	nce of th	is peripł	ieral.

Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	51		2.5	20	1	20	1 1	27	25		1	20	13	10		
					_			rese	rved				_			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		,	1	rese	l erved	1	1 1				1	I Pl	D6			·
l					Ľ								L			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
):+/E: _ _		Nam		т.		Deest	Dee								
E	Bit/Field		Nam	ie	Ty	ре	Reset	Des	cription							
					_	~	0.00	0.4							-	
	31:8		reserv	/ed	R	0	0x00							erved bit	•	
											•	-			ed bit st	nould be
								pres	served a	cross a r	ead-mod	dify-write	operation	on.		
	7:0		PID	6	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[23:16]				
								0	h							1
	(pe used	Dy Soft	ware to l	dentify th	ie prese	nce of th	is peripr	ierai.

Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1		1	1	1 1	rese	rved		1		1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	15	14	1		rved	10	· · · ·	0	,		, <u> </u>	PII		1	· ·	,
L																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	7	R	0	0x0000	UAF	RT Peripl	neral ID	Register	[31:24]				
								Can	be used	by soft	ware to i	dentify th	e prese	nce of th	is periph	neral.

Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

r				27	26	25	24	23	22	21	20	19	18	17	16
							rese	rved					1		1
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
r		, ,	rese	rved		ı ı		,	I	r I	PI	00	1	r	
RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
it/Field		Nam	e	Ту	pe	Reset	Des	cription							
31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	ucts, the	value of	a reserv	•	
7:0		PID	0	R	0	0x11		•		0			noo of th	ia narinh	oral
	0 15 R0 0 t/Field 31:8	0 0 15 14 RO RO 0 0 t/Field 31:8	0 0 0 15 14 13 RO RO RO 0 0 0 t/Field Nam 31:8 reserv	0 0 0 0 0 15 14 13 12 rese RO RO RO RO 0 0 0 0 t/Field Name 31:8 reserved	0 0 0 0 0 0 15 14 13 12 11 reserved RO RO RO RO RO 0 0 0 0 t/Field Name Tyl 31:8 reserved Ri	0 0 0 0 0 0 15 14 13 12 11 10 reserved RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 t/Field Name Type 31:8 reserved RO	0 0 0 0 0 0 0 15 14 13 12 11 10 9 reserved RO RO RO RO RO RO 0 0 0 0 0 0 0 0 0 0 0 t/Field Name Type Reset 31:8 reserved RO 0x00	RO RO<	RO RO<	RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td></th<></td></th<>	RO RO <th< td=""><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td></th<>	RO RO<	RO RO <th< td=""><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<>	RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<>	RO RO <th< td=""></th<>

Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1		1	1		rese	rved		1		1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber						-						-			ů ,	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	rese	erved	1						PI	D1			I
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with fut	ure produ	he value ucts, the dify-write	value of	a reserv	•	
	7:0		PID	1	R	0	0x00	UAF	RT Peripl	neral ID	Register	[15:8]				
								Can	be used	by soft	ware to i	dentify th	ne prese	nce of th	is periph	neral.

Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		1	1	1 1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			, ,	rese	erved	r	т т			1	1	PI	D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	vide nould be
	7:0		PID	2	R	0	0x18		RT Peripl		-			noo of th	io norink	aral
								Can	be used	by soft	ware to i	dentify th	ie prese	nce of th	is periph	16

Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		1	i	1 1	rese	rved					1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved I							PI	53	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
E	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	5	ucts, the	value of	erved bit a reserv on.	•	
	7:0		PID	3	R	0	0x01		RT Peripl		Register			in a c f th	ia wawinda	

Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCelIID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

	04	00	29	00	27	00	05	24	23	22	21	00	19	40	17	16		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	10		
					1			rese	rved							•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		I	1	rese	erved	ï	г г			I	I	CI	D0	1		,		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1		
B	it/Field		Name			ре	Reset	Des	cription									
	31:8		reserved			0	0x00	com	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
	7:0		CID0			RO		UART PrimeCell ID Register[7:0]										
								Prov	Provides software a standard cross-peripheral identification system.									

Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ľ							rese	rved		1					'		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[rese	rved	r				[I I	CI	D1	1	I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0		
B	lit/Field		Name			Туре		Des	Description									
	31:8		reserved			0	0x00	com	tware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.									
	7:0		CID1		RO		0xF0		UART PrimeCell ID Register[15:8] Provides software a standard cross-peripheral identification syster							vstem.		

Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved		1							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[1	rese	rved	r				[I I	CI	D2	1	I			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1		
B	Bit/Field		Name			Туре		Des	Description									
	31:8		reserved			0	0x00	com	oftware should not rely on the value of a reserved bit. To provide ompatibility with future products, the value of a reserved bit should be reserved across a read-modify-write operation.									
	7:0		CID2		RO		0x05		JART PrimeCell ID Register[23:16] Provides software a standard cross-peripheral identification syste							stem.		

Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
							т т	rved												
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
[10	reserved																		
l																				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1				
B	Bit/Field		Name			Type Rese		Des	cription											
	31:8		reserved			0	0x00	com	tware should not rely on the value of a reserved bit. To provide apatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.											
	7:0	CID3		RO		0xB1	UAF	UART PrimeCell ID Register[31:24]												
									Provides software a standard cross-peripheral identification system.											

13 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

13.1 Block Diagram

Figure 13-1. SSI Module Block Diagram



13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 337). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0** (SSICR0) register (see page 330).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: Although the SSIClk transmit clock can theoretically be 12.5 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 510 to view SSI timing parameters.

13.2.2 FIFO Operation

13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 334), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 338). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 340 and page 341, respectively).

13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIC1k, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 321 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.





Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 13-3 on page 321 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 322 and Figure 13-5 on page 322.





Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0

Note: Q is undefined.





In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its

serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSIClk period after the last bit has been captured.

13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 323, which covers both single and continuous transfers.

Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.


Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 324 and Figure 13-8 on page 324.







Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFSS signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFSS pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFSS pin is returned to its idle state one SSICIk period after the last bit has been captured.

Note: Q is undefined.

13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 325, which covers both single and continuous transfers.

SSICIk						
SSIFss						ſ
SSIRx—	(Q) <u>MSB</u> (X	4 to 1	6 bits		<u> </u>
SSITx	/ MSB /	X			X	χ LSB λ

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 326 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 327 shows the same format when back-to-back frames are transmitted.




Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.






Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 327 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.

- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

13.4 Register Map

Table 13-1 on page 328 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	330

Offset	Name	Туре	Reset	Description	See page
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	332
0x008	SSIDR	R/W	0x0000.0000	SSI Data	334
0x00C	SSISR	RO	0x0000.0003	SSI Status	335
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	337
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	338
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	340
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	341
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	342
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	343
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	344
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	345
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	346
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	347
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	348
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	349
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	350
0xFF0	SSIPCelIID0	RO	0x0000.000D	SSI PrimeCell Identification 0	351
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	352
0xFF8	SSIPCelIID2	RO	0x0000.0005	SSI PrimeCell Identification 2	353
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	354

13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI0 Offse	Control base: 0x4 et 0x000 R/W, rese	4000.800	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					CR I				SPH	SPO		RF			SS	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reser	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv	•	
	15:8		SC	R	R/	W	0x0000	SSI	Serial C	lock Rate	е					
									value so SSI. The		•	erate the	e transm	it and re	ceive bit	rate of
								BR=	FSSICI	k/(CPSI	DVSR *	(1 + 5	SCR))			
									ere CPSD CPSR re						med in tl	he
	7		SPI	Н	R/	W	0	SSI	Serial C	lock Pha	ise					
								This	s bit is on	ly applic	able to t	he Frees	scale SP	I Format		
								it to eith	SPH con change er allowir ture edge	state. It I ng or not	has the i	nost imp	act on th	ne first bi	t transm	itted by
									en the SP PH is 1, d			•			-	
	6		SPO	О	R/	W	0	SSI	Serial C	lock Pola	arity					
								This	s bit is on	ly applic	able to t	he Frees	scale SP	I Format	-	
This bit is When the SSIClk p SSIClk p					Clk pin.	If SPO is	s 1, a ste	ady stat	e High v	alue is p						

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Intruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI0 Offse	Control base: 0x4 t 0x004 R/W, rese	000.800	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				'		•	· ·	rese	erved	•	•	•			•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset			13			10	9	8	7					2		0
ſ	15	14	13	12	11	r	erved	0	· · ·	6	5	4	3 SOD	MS	1 SSE	LBM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	ucts, the	of a resolution of a resolutio	a reserv	•	
	3		SO	D	R/	W	0	SSI	Slave M	ode Out	put Disa	ble				
				This bit is relevant only in the Slave mode (MS systems, it is possible for the SSI master to br slaves in the system while ensuring that only o the serial output line. In such systems, the TXD could be tied together. To operate in such a sy configured so that the SSI slave does not driv The SOD values are defined as follows:					oadcast ne slave lines fror stem, th	a messa drives d m multipl e SOD bi	ge to all ata onto e slaves t can be					
								0	ue Desc	•		outout ir	n Slave C)utnut m	ode	
								1				-	output in	•		
												ODIIA	oupurn	l olave i	noue.	
	2		MS	5	R/	W	0	SSI	Master/	Slave Se	elect					
									s bit sele is disabl			ve mode	e and car	n be moo	dified onl	y when
								The	MS valu	es are d	efined as	s follows	:			
								Val	ue Desc	ription						
								0		-	gured as					
								1	Devi	ce config	gured as	a slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		14	1				, , ,							-	· ·	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0000	com	patibility	with futu	ire prodi	he value ucts, the dify-write	value of	a reserv	•	
	15:0		DAT	A	R/	W	0x0000	SSI	Receive	/Transm	it Data					
								A re	ad opera	ation rea	ds the re	eceive FI	FO. A w	rite oper	ation wri	tes the

transmit FIFO. Software must right-justify data when the SSI is programmed for a data

size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI0 Offset	Status base: 0x4 t 0x00C RO, rese	4000.800	0													
туре	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1				· · ·	rese	rved			'			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	ľ		1			reserved	ı ı					BSY	RFF	RNE	TNF	TFE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:5		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	ucts, the		erved bit f a reserv on.		
	4		BS	Y	R	0	0	SSI	Busy Bi	:						
								The	BSY va l	ues are o	defined	as follow	'S:			
							 Value Description SSI is idle. SSI is currently transmitting and/or receiving a frame, transmit FIFO is not empty. 									or the
	3		RFI	F	R	0	0			FIFO Fi						
								The	rff val	ues are o	defined a	as follow	'S:			
									ue Desc							
								0 1		eive FIFC		ull.				
								I	Rece	ive rirc) is iuli.					
	2		RN	E	R	0	0	SSI	Receive	FIFO N	ot Empty	ý				
								The	rne val	ues are o	defined	as follow	'S:			
								Val	ue Desc	ription						
								0	Rece	eive FIFC) is emp	ty.				
								1	Rece	eive FIFC) is not e	empty.				
	1		TN	F	R	0	1	SSI	Transmi	t FIFO N	ot Full					
								The	TNF val	ues are o	defined	as follow	'S:			
								Val	ue Desc	ription						
								0	Tran	smit FIF	O is full.					
								1	Tran	smit FIF) is not	full.				


Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty The ${\tt TFE}$ values are defined as follows:
				Value Description 0 Transmit FIFO is not empty.

1 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.



SSI Interrupt Mask (SSIIM)

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI0 Offset	base: 0x4 t 0x014 R/W, rese	000.800		')												
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	I		1					reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[ſ		1	1 1	1		erved		1		1	r	TXIM	RXIM	RTIM	RORIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:4		reser	ved	R	0	0x00	com	patibility	with futu	ure prod	ucts, the	of a res value of operatio	a reserv		vide nould be
	3		ТХІ	M	R/	W	0	SSI	Transmi	t FIFO Ir	nterrupt I	Mask				
								The	TXIM Va	alues are	e defined	as follo	ws:			
								Val	ue Desc	ription						
								0	TX F	IFO half	-full or le	ss cond	ition inte	rrupt is n	nasked.	
								1	TX F	IFO half	-full or le	ss cond	ition inte	rrupt is n	iot mask	ed.
	2		RXI	M	R/	W	0	SSI	Receive	FIFO In	terrupt N	lask				
								The	RXIM Va	alues are	e defined	as follo	ws:			
								Val	ue Desc	ription						
								0	RX F	IFO half	-full or m	nore con	dition int	errupt is	masked	
								1	RX F	IFO half	-full or m	ore con	dition int	errupt is	not mas	ked.
	1		RTI	M	R/	W	0	SSI	Receive	Time-O	ut Interru	upt Mask	c			
								The	RTIM Va	alues are	e defined	as follo	ws:			
								Val	ue Desc	ription						
								0	RX F	IFO time	e-out inte	errupt is	masked.			
								1	RX F	IFO time	e-out inte	errupt is	not masl	ked.		

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				The RORIM values are defined as follows:
				Value Description

- 0 RX FIFO overrun interrupt is masked.
- 1 RX FIFO overrun interrupt is not masked.

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

0 F 0 5 1	30 RO 0 14 RO	29 RO 0 13	28 RO 0 12	27 RO 0 11	26 RO 0	25 RO 0	24 rese	23 erved RO	22	21	20	19 1	18	17	16
5 · · ·	0 14 T	0 13	0	0	0		RO	1							
5 · · ·	0 14 T	0 13	0	0	0										
5 I O F	14 T	13				0		КО 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
.0 F	ľ	ĩ	12	11			0	0	0	0	0	0	0	0	0
	RO				10	9	8	7	6	5	4	3	2	1	0
	Type RO											TXRIS	RXRIS	RTRIS	RORRIS
Type RO R													RO	RO	RO
Reset 0 0 0 0 0 0 0 0 0 0 0 0											1	0	0	0	
ield		Nam	ne	Tv	ne	Reset	Des	cription							
				.,	P 0		200	on priori							
4		reserv	ved	R	0	0x00	com	npatibility	with fut	ure produ	ucts, the	value of	a reserv	•	
		TXR	IS	R	0	1	SSI	Transmi	t FIFO F	Raw Inter	rupt Stat	tus			
							India	cates tha	at the tra	nsmit FII	=O is hal	lf full or l	ess whe	en set	
							indi				0 10 110		600, Wild		
		RXR	IS	R	0	0	SSI	Receive	FIFO R	aw Interi	upt Stat	us			
							Indie	cates tha	at the rec	eive FIF	O is half	f full or m	ore, whe	en set.	
		ртр	10	Б	0	0	661	Boooivo	Time O	ut Dow I	atorrupt	Statua			
		RIR	13	К	0	0					•				
							Indie	cates tha	at the rec	ceive tim	e-out ha	s occurre	ed, wher	i set.	
		RORF	RIS	R	0	0	SSI	Receive	Overru	n Raw In	terrupt S	Status			
0 RORRIS RO 0 SSI Receive Overrun Raw Interrupt Status													4		
		4	4 reserv TXR RXR RTR	4 reserved TXRIS RXRIS RTRIS	4 reserved R TXRIS R RXRIS R RTRIS R	4 reserved RO TXRIS RO RXRIS RO RTRIS RO	4 reserved RO 0x00 TXRIS RO 1 RXRIS RO 0 RTRIS RO 0	4 reserved RO 0x00 Soft com pres TXRIS RO 1 SSI Indi RXRIS RO 0 SSI Indi RTRIS RO 0 SSI Indi RORRIS RO 0 SSI	4 reserved RO 0x00 Software she compatibility preserved at compatibility preserved at Indicates that Indicates that Indicates that RXRIS RXRIS RO 1 SSI Transmi Indicates that Indica	4 reserved RO 0x00 Software should not compatibility with fut preserved across a reserved across acros across across acros across across acros acro	4 reserved RO 0x00 Software should not rely on the compatibility with future produpreserved across a read-model preserved acr	4 reserved RO 0x00 Software should not rely on the value compatibility with future products, the preserved across a read-modify-write Indicates that the transmit FIFO Raw Interrupt State Indicates that the transmit FIFO is half RXRIS RO 0 SSI Receive FIFO Raw Interrupt State Indicates that the receive FIFO is half RTRIS RO 0 SSI Receive Time-Out Raw Interrupt State Indicates that the receive FIFO is half RTRIS RO 0 SSI Receive Time-Out Raw Interrupt State Indicates that the receive FIFO is half RTRIS RO 0 SSI Receive Time-Out Raw Interrupt State Indicates that the receive FIFO is half RORRIS RO 0 SSI Receive Time-Out Raw Interrupt State Indicates that the receive time-out half	4 reserved RO 0x00 Software should not rely on the value of a responsibility with future products, the value of preserved across a read-modify-write operation TXRIS RO 1 SSI Transmit FIFO Raw Interrupt Status Indicates that the transmit FIFO is half full or I RXRIS RO 0 SSI Receive FIFO Raw Interrupt Status Indicates that the receive FIFO is half full or model RTRIS RO 0 SSI Receive FIFO Raw Interrupt Status Indicates that the receive FIFO is half full or model RTRIS RO 0 SSI Receive Time-Out Raw Interrupt Status Indicates that the receive time-out has occurred RORRIS RO 0 SSI Receive Overrun Raw Interrupt Status Indicates that the receive time-out has occurred	4 reserved RO 0x00 Software should not rely on the value of a reserved bit compatibility with future products, the value of a reserve preserved across a read-modify-write operation. TXRIS RO 1 SSI Transmit FIFO Raw Interrupt Status Indicates that the transmit FIFO is half full or less, when the transmit FIFO is half full or less, when the receive FIFO Raw Interrupt Status Indicates that the receive FIFO is half full or more, when the receive FIFO is half full or more, when the receive FIFO is half full or more, when the receive time-out has occurred, when the receive time-out has occurred, when the receive full or more is not provide the receive full or more is not provide the receive time-out has occurred, when the receive full or more is not provide the receive full or more is not provide the receive time-out has occurred, when the receive full or more is not provide the receive full or more is not provide the receive time-out has occurred is not provide the receive time-out has occurred is not provide the receive full or more is not provide the receive time-out has occurred is not provide the receive full or more. RORRIS RO 0 SSI Receive Overrun Raw Interrupt Status	4 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit stip preserved across a read-modify-write operation. TXRIS RO 1 SSI Transmit FIFO Raw Interrupt Status Indicates that the transmit FIFO is half full or less, when set. RXRIS RO 0 SSI Receive FIFO Raw Interrupt Status Indicates that the receive FIFO is half full or more, when set. RTRIS RO 0 SSI Receive FIFO Raw Interrupt Status Indicates that the receive FIFO is half full or more, when set. RTRIS RO 0 SSI Receive FIFO is half full or more, when set.

July 25, 2008

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI	Masked	d Interru	upt Stat	us (SSI	MIS)											
Offse	t 0x01C	4000.8000 t 0x0000.														
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1					rese	erved						TXMIS	RXMIS	RTMIS	RORMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
B	8it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:4		reserv	ved	R	0	0	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	3		ТХМ	IS	R	0	0		Transmi			•		ess, whe	en set.	
	2		RXM	IS	R	0	0		Receive cates that			•		nore, whe	en set.	
	1		RTM	IS	R	0	0	SSI	Receive cates that	Time-O	ut Maske	ed Interro	upt Statu	IS		
	0		RORM	AIS	R	0	0	SSI	Receive	Overrur	n Masked	d Interru	pt Status	;		

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI	Interrup	ot Clea	r (SSIIC	R)												
	base: 0x4 t 0x020	4000.800	0													
Туре	W1C, res	et 0x000	0.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved	1		•				•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Î		1	1	i		reser	ved		Ì					RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
B	Bit/Field Name Type Reset Description 31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.															
	31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should															
	1	preserved across a read-modify-write operation.														
								The	RTIC Va	alues are	defined	as follow	WS:			
								Valu	le Desc	ription						
								0	No e	ffect on i	nterrupt					
								1	Clea	rs interru	ıpt.					
	0		ROR	RIC	W	1C	0	SSI	Receive	Overrur	n Interru	ot Clear				
	0 RORIC W1C 0 SSI Receive Overrun Interrupt Clear The RORIC values are defined as follows:															
								Valu	ie Desc	ription						
								0	No e	ffect on i	nterrupt					
								1	Clea	rs interru	ıpt.					

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	l							rese	erved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ſ	r r	rese	rved	·	r i			r		I Pl	D4		r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	8it/Field		Nam	е	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	4	R	0	0x00		Peripher			-				
								Can	be used	by soft	ware to i	dentify th	ne prese	nce of th	is periph	eral.

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[10	14	1	rese			ر آر	0	,		1	1	D5	1	·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
B	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	Bit/Field Name Type Reset Description								patibility	with fut	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	5	R	0	0x00		·		egister[15 ware to id	-	ne prese	nce of th	is periph	eral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved	•	1	•			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
nooon	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10	· · · ·		rese			1 1		<u> </u>	ı	1	ı Pl		-	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	6	R	0	0x00	SSI	Periphe	ral ID Re	gister[23	3:16]				
								Can	be used	by soft	ware to i	dentify th	ne prese	nce of th	is periph	eral.

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reber	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10		1 1	rese			1 1	0		,	1	PI		1	· ·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8	1:8 reserved RO 0x00 Softv comp								with fut	rely on tl ure produ ead-mod	ucts, the	value of	a reserv	•	
	7:0		PID	7	R	0	0x00		·		egister[31 ware to id	-	ie prese	nce of th	is periph	ieral.

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	00	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0	com		with futu	ure produ	ucts, the	value of	erved bit f a reserv on.	•	
	7:0		PID	0	R	0	0x22	SSI	Periphe	ral ID Re	gister[7:	0]				
								Can	be used	l by softw	vare to i	dentify th	e prese	nce of th	is periph	eral.

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved					•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	10		1 1	rese			, , , ,	0			1	PII		1	· ·	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8	1:8 reserved RO 0x00 So								with fut		ucts, the	value of	erved bit a reserv	•	
	7:0		PID	1	R	0	0x00	•			egister [1		operation	511.		
								Can	be used	by soft	ware to i	dentify th	ie prese	nce of th	is periph	ieral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							PI	D2			•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	scription							
	31:8		reserv	ved	R	0	0x00	com	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
	7:0		PID	2	R	0	0x18	SSI	Peripher	ral ID Re	gister [2	3:16]				
								Can	n be used	l by soft	ware to i	dentify th	ie prese	nce of th	is periph	ieral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved					1		PI	D3	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com		with futu	ure produ	ucts, the	value of	erved bit a reserv		
	7:0		PID	3	R	0	0x01		Peripher		• •	-	ne prese	nce of th	is periph	ieral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									-			0			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CII	D0	1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	red	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the lify-write	value of	f a reserv	•	
	7:0		CID	0	R	0	0x0D	SSI	PrimeCe	ell ID Reg	gister [7:	0]				
								Prov	vides sof	tware a	standard	l cross-p	eriphera	l identifio	cation sy	stem.

Register 19: SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									-			-				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							CI	D1	•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	ne value ucts, the lify-write	value of	f a reserv	•	
	7:0		CID	1	R	0	0xF0	SSI	PrimeCe	ell ID Reg	gister [18	5:8]				
								Prov	vides sof	tware a	standard	cross-pe	eriphera	al identifio	cation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved	1				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved CID2															
Туре	RO 0	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 1	RO	RO
Reset	U	0	0	U	U	0	0	0	0	U	U	0	U	I	0	I
E	Bit/Field		Nam	е	Ту	be	Reset	Des	cription							
	31:8		reserv	red	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	7:0		CID	2	R	C	0x05			Cell ID Register [23:16] oftware a standard cross-peripheral identification systen					stem.	

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							rese	rved					1		
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
•			rese	rved							CII	03	1		
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/Field		Nam	e	Ту	be	Reset	Des	cription							
31:8		reserv	ved	R	C	0x00	com	patibility	with futu	ire produ	ucts, the	value of	a reserv		
7:0		CID	3	R	C	0xB1					-	eriphera	l identific	ation sy	stem.
	RO 0 15 RO 0 8it/Field 31:8	RO RO 0 0 15 14 RO RO 0 0 Sit/Field 31:8	RO RO RO RO O <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO So So<</td> <td>RO RO RO<</td> <td>RO RO RO<</td> <td>RO RO <th< td=""><td>RO RO RO<</td><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<></td>	RO RO<	RO RO<	RO RO<	RO RO<	RO So So<	RO RO<	RO RO<	RO RO <th< td=""><td>RO RO RO<</td><td>RO RO RO<</td><td>RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<></td></th<>	RO RO<	RO RO<	RO RO <th< td=""><td>RO RO <th< td=""></th<></td></th<>	RO RO <th< td=""></th<>

14 Inter-Integrated Circuit (I²C) Interface

The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S2412 microcontroller includes one I^2C module, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

Devices on the I²C bus can be designated as either a master or a slave. The Stellaris[®] I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. There are a total of four I²C modes: Master Transmit, Master Receive, Slave Transmit, and Slave Receive. The Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts; the I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error) and the I^2C slave generates interrupts when data has been sent or requested by a master.

14.1 Block Diagram






Figure 14-1. I²C Block Diagram

14.2 Functional Description

The I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 14-2 on page 356.

See "I²C" on page 510 for I²C timing diagrams.





14.2.1 I²C Bus Functional Overview

The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 356) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

14.2.1.1 START and STOP Conditions


The protocol of the I^2C bus defines two states to begin and end a transaction: START and STOP. A high-to-low transition on the SDA line while the SCL is high is defined as a START condition, and a low-to-high transition on the SDA line while SCL is high is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 14-3 on page 356.



Figure 14-3. START and STOP Conditions


14.2.1.2 Data Format with 7-Bit Address

Data transfers follow the format shown in Figure 14-4 on page 357. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/S bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.



The first seven bits of the first byte make up the slave address (see Figure 14-5 on page 357). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.

Figure 14-5. R/S Bit in First Byte




14.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is low (see Figure 14-6 on page 357).

Figure 14-6. Data Validity During Bit Transfer on the I²C Bus

Figure 14-4. Complete Data Transfer with a 7-Bit Address



14.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 357.

When a slave receiver does not acknowledge the slave address, SDA must be left high by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

14.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

14.2.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

CLK_PRD is the system clock period

 SCL_LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 375).

The I²C clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 14-1 on page 358 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
25 Mhz	0x0C	96.2 Kbps	0x03	312 Kbps

Table 14-1. Examples of I²C Master Timer Period versus Speed Mode

14.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I^2C master and I^2C slave modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

14.2.3.1 I²C Master Interrupts

The I²C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I²C master interrupt, software must write a '1' to the I²C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I²C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I²C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Master Raw Interrupt Status (I2CMRIS) register.

14.2.3.2 I²C Slave Interrupts

The slave module generates interrupts as it receives requests from an I^2C master. To enable the I^2C slave interrupt, write a '1' to the I^2C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I^2C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a '1' to the I^2C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

14.2.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.


14.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.


14.2.5.1 I²C Master Command Sequences


The figures that follow show the command sequences available for the I^2C master.


Figure 14-7. Master Single SEND














Figure 14-10. Master Burst RECEIVE




Figure 14-11. Master Burst RECEIVE after Burst SEND





Figure 14-12. Master Burst SEND after Burst RECEIVE

14.2.5.2 I²C Slave Command Sequences

Figure 14-13 on page 366 presents the command sequence available for the I^2C slave.





14.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1; TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1; TPR = 9

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

14.4 Register Map

Table 14-2 on page 367 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master 0: 0x4002.0000
- I²C Slave 0: 0x4002.0800

Table 14-2. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r				,
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	369
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	370
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	374
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	375
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	376
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	377
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	378
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	379
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	380
I ² C Slave	1				
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	382
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	383
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	385
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	386

Offset	Name	Туре	Reset	Description	See page
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	387
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	388
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	389

14.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 381.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C N Offse		ase: 0x4	Address 002.0000 0.0000	; (I2CM	SA)											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved					,	1	
Туре I	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1	rese	rved		1 1			1		SA		1	1	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam		Ту		Reset		cription						_	
	31:8		reserv	ved	R	0	0x00	com	ware sho patibility served ac	with futu	ure produ	ucts, the	value of	a reserv		
	7:1		SA		R/	W	0	l ² C	Slave Ac	Idress						
			0,1	•			Ũ							levie e de		
								This	s field spo	ecines bi	ts A6 th	ougn Au	or the s	lave add	iress.	
	0		R/S	6	R/	W	0	Rec	eive/Ser	nd						
								The (Lov	R∕Sbit w).	specifies	if the ne	ext opera	ation is a	Receive	e (High)	or Send
								Val	ue Desc	ription						
								0		•						
								Ŭ	00110							

1 Receive.

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000

Offset 0x004 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1 1		· ·			rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[15	1	1 1	12	reserved	10	1 1		,	BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY	
Turna	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Type Reset	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	
В	sit/Field		Nam	e	Тур	be	Reset	Des	cription								
	31:7		reserv	ved	R	C	0x00			ould not r					•		
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
					_	_											
	6		BUSB	SY	R)	0	Bus	Busy								
									This bit specifies the state of the I ² C bus. If set, the bus is busy;								
									rwise, tl P condi	ne bus is i tions	idle. The	e bit cha	nges bas	sed on th	ie STAR	T and	
								310		10115.							
	5		IDLE	Ξ	R	C	0	I ² C Idle									
								This bit specifies the I ² C controller state. If set, the controller is idle;								idle;	
								othe	rwise th	e controll	er is no	t idle.					
	4		ARBL	ST	R	C	0	Arbit	tration L	ost							
								This	bit spec	cifies the I	result of	bus arb	itration	lf set, the	e controll	er lost	
									•	otherwise,				-			

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I ² C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r i			rese	rved		1	1	1	1	1	
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I			res	erved					I	ACK	STOP	START	RUN
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	wo
Reset	0	0	0	0	U	0	0	0	0	0	U	U	U	U	0	0
E	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
	31:4 reserved			ved	W	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	3		AC	к	W	0	0	Data	a Acknov	vledge E	nable					
	3 ACK VVO									ata byte t oding in 1				natically		
	2		STC	P	W	0	0	Gen	erate ST	ΓOP						
									en set, ca oding in ⁻		0	ation of tl age 372.	he STOF	o conditio	on. See f	ield

Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3 on page 372.
0	RUN	WO	0	I ² C Master Enable
				When set, allows the master to send or receive data. See field decoding

in Table 14-3 on page 372.

Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

Current	I2CMSA[0]		I2CMC	S[3:0]		Description					
State	R/S	ACK	STOP	START	RUN						
Idle	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).					
	0	х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).					
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).					
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).					
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).					
	1	1	1	1	1	Illegal.					
	All other co	mbination	s not listed	are non-op	perations.	NOP.					
Master Transmit	х	Х	0	0	1	SEND operation (master remains in Master Transmit state).					
	Х	Х	1	0	0	STOP condition (master goes to Idle state).					
	Х	х	1	0	1	SEND followed by STOP condition (master goes to Idle state).					
	0	х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).					
	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).					
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).					
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).					
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).					
	1	1	1	1	1	Illegal.					
	All other co	mbination	s not listed	are non-op	perations.	NOP.					

Current	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Master Receive	х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	erations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C	I2C Master Data (I2CMDR) I2C Master 0 base: 0x4002.0000															
Offse	t 0x008	oase: 0x4) et 0x0000														
туре																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		т т				r	D/	ATA	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	Bit/Field		Nam	ne	Тур	be	Reset	Des	cription							
31:8 reserved RO 0x00 Software should not rely on the value of a compatibility with future products, the valu preserved across a read-modify-write ope											value of	a reserv				
	7:0		DAT	A	R/	N	0x00	Data	a Transfe	erred						
								Data	a transfei	rred duri	ng trans	action.				

Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C Master Timer Period (I2CMTPR)

Offse	t 0x00C	oase: 0x4 et 0x0000	002.0000 0.0001		ŗ											
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved			•				•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved						-	Т	PR	-	-	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1
Reber	Ũ	Ũ	Ū	0	Ū	Ŭ	Ū	Ũ	Ũ	Ū	Ŭ	0	0	Ũ	Ū	
В	it/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	ucts, the	of a res value of operation	a reserv	•	
	7:0		TPF	र	R/	W	0x1	SCL Clock Period								
								This	s field sp	ecifies th	e period	l of the S	SCL clocl	k.		
								SCL	_PRD =	2*(1 -	+ TPR)	* (SCL_:	LP + SC	CL_HP)*	CLK_PF	2D
								whe	re:							
									SCL_PRD is the SCL line period (I ² C clock).							
								TPR is the Timer Period register value (range of 1 to 255).								
								SCL_LP is the SCL Low period (fixed at 6).								
								SCL_HP is the SCL High period (fixed at 4).								

I2C Master Interrupt Mask (I2CMIMR)

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offse	/laster 0 b et 0x010 R/W, rese		4002.0000 0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		, ,		,		, , ,	rese	rved			1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					· ·		•	reserved			l	•				IM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
31:1 reserved RO 0x00 Software should not compatibility with fut preserved across a r									ire prod	ucts, the	value of	a reserv	•			
	0		IM		R/	W	0	Inter	rrupt Ma	sk						
								This	bit conti	ols whe	ther a ra	w interru	ipt is pro	moted to	o a contr	oller

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

	t 0x014 RO, rese	t 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1) 		г т	rese	rved					I	I	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														RIS		
													RO			
Reset	We have a second s												0			
В	it/Field		Nan	ie	Ту	ре	Reset	Des	cription							
	31:1		reser	/ed	R	0	0x00	com	patibility	with fut	rely on tl ure produ ead-mod	ucts, the	value of	a reserv	•	vide hould be
	0		RIS	6	R	0	0	Raw	/ Interrup	ot Status						
									•		raw inte an interru	•			0,	

not pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C	Master	Maske	d Interro	upt Stat	us (I2C	MMIS)					
Offse	Master 0 b et 0x018 RO, rese										
	31	30	29	28	27	26	25	24	23	22	21
			ſ				1	rese	rved		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	r				· · ·			reserved						1	1	MIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	it/Field 31:1		Nam reserv		Typ RC		Reset 0x00	Soft com	patibility	with futu	ire prodi	he value ucts, the dify-write	value of	a reserv		
	0		MIS	6	R	C	0	Mas	ked Inter	rrupt Sta	tus					

This bit specifies the raw interrupt state (after masking) of the l^2C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

20

RO

0

19

RO

0

18

RO

0

17

RO

0

16

RO

0

Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C N Offse		ase: 0x	upt Clear 4002.0000 10.0000	(I2CMI	CR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1 1	rese	rved			I	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1				1 1	reserved				Î	1	Î	Í	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	Ie	Ту	ре	Reset	Des	cription							
	31:1		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	ucts, the			•	vide nould be
	0		IC		W	0	0	Inte	rrupt Cle	ar						
								This	bit cont	rols the o	clearing	of the ra	w interru	pt. A wri	te of 1 cl	ears the

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

I2C Master Configuration (I2CMCR)

Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C M Offse		ase: 0x4	002.0000 0.0000	(1201010												
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	erved			•				•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•		rese	rved				•	SFE	MFE		reserved		LPBK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0
B	lit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
31:6 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.																
	5		SFE	Ē	R/	W	0	This	s bit spec		ether the			perate in mode is c		
	4		MFI	E	R/	W	0	I ² C	Master F	unction	Enable					
								set,	Master i		enabled;	otherwis		perate in l er mode i		
	3:1		reserv	ved	R	0	0x00	com	npatibility	with futu	ure prod		value of	erved bit. a reserve on.	•	
	0		LPB	к	R/	W	0	I ² C	Loopbac	k						
								Loo	pback m	ode. If se	et, the d	evice is p	but in a t	rating nor est mode normally.	loopba	

14.6 Register Descriptions (I2C Slave)

The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset. See also "Register Descriptions (I^2C Master)" on page 368.

I2C Slave Own Address (I2CSOAR)

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I^2C device on the I^2C bus.

Offse	Blave 0 ba t 0x000 R/W, rese				,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1 1		· · ·		, ,	rese	rved		1	1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1 1		reserved		1 I		1		I	1	OAR	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	Ie	Тур	ре	Reset	Des	cription							
	31:7		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	6:0		OAF	२	R/	N	0x00	I ² C	Slave Ov	wn Addre	ess					
								This	field sp	ecifies bi	its A6 th	rough AC) of the s	lave ado	dress.	

July 25, 2008

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris[®] device detects its own slave address and receives the first data byte from the I²C master. The Receive Request (RREQ) bit indicates that the Stellaris[®] I²C device has received a data byte from an I²C master. Read one data byte from the I²C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris[®] I²C device is addressed as a Slave Transmitter. Write one data byte into the I²C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris[®] I^2C slave operation.

Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type RO, reset 0x0000.0000

1300	110,1000	. 0//0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				· ·	rese	rved	1		1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				reserved			1		1	1	FBR	TREQ	RREQ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:3		reserv	ved	R	0	0x00	Soft	ware sh	ould not	rely on t	he value	e of a res	erved bi	t. To prov	∕ide
										with futu cross a r	•				/ed bit sh	nould be
	2		FBI	R	R	0	0	First	t Byte R	eceived						
										at the first	•	-				
										ly valid w as been		~	,		matically	cleared
								Not	e: Ti	nis bit is ı	not used	l for slav	e transm	it operat	tions.	
	1		TRE	Q	R	0	0	Trar	nsmit Re	quest						
1 TREQ RO 0 Transmit Request This bit specifies the state of the I ² C slave with regards to outs transmit requests. If set, the I ² C unit has been addressed as a transmitter and uses clock stretching to delay the master until of been written to the I2CSDR register. Otherwise, there is no outs transmit request.												slave data has				

Bit/Field	Name	Туре	Reset	Description
0	RREQ	RO	0	Receive Request This bit specifies the status of the I^2C slave with regards to outstanding receive requests. If set, the I^2C unit has outstanding receive data from the I^2C master and uses clock stretching to delay the master until the data has been read from the I2CSDR register. Otherwise, no receive data is outstanding.


Write-Only Control Register

I2C S Offse	Slave 0 blave 0 ba t 0x004 WO, rese	ise: 0x40		I2CSC	SR)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1		, , ,		r r	rese	rved		1	I		I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved DA															
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
	Bit/Field	Ū	Nam	-	Тур		Reset		cription	0	Ū	Ū	U	Ū	0	0
	31:1		reserv	ved	R	C	0x00	com	patibility	with fut	rely on ti ure produ ead-mod	ucts, the	value of	a reserv	•	
	0		DA	L .	W	0	0	Devi	ice Activ	е						
								Valu	ue Desc	ription						

- 0 Disables the I²C slave operation.
- 1 Enables the I²C slave operation.

Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.



I2C Slave Interrupt Mask (I2CSIMR)

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offse	Blave 0 ba et 0x00C R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved						r	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
													DATAIM			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ıe	Туј	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	he value ucts, the lify-write	value of	a reserv	•	vide hould be
	0		DATA	MM	R/	N	0	Data	a Interru	ot Mask						
								This	bit cont	rols whe	ther the	raw inter	rupt for o	data rece	eived ar	id data

This bit controls whether the raw interrupt for data received and data requested is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

I2C Slave 0 base: 0x4002.0800

	et 0x010 RO, rese	et 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	T		r I		т т	rese	rved	I	1	I		I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•					reserved	1		•			1	1	DATARIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:1		reserv	/ed	R	0	0x00	com	patibility	with fut	ure prod	he value ucts, the dify-write	value of	f a reser	•	vide hould be
	0		DATA	RIS	R	0	0	Data	a Raw In	terrupt S	Status					
								This	bit spec	ifies the	raw inte	rrupt sta	te for da	ta recei	ved and	data

This bit specifies the raw interrupt state for data received and data requested (prior to masking) of the I^2C slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

	t 0x014 RO, rese	et 0x0000	.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[1	I	1			r r	rese	rved	I		I	1	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												1	DATAMIS			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	patibility	ould not with futu cross a r	ure prod	ucts, the	value of	f a reserv	•	vide hould be
	0		DATA	MIS	R	0	0	Data	a Maske	d Interru	pt Status	3				
								This	bit spec	ifies the i	nterrupt	state for	data rec	eived an	d data re	equested

This bit specifies the interrupt state for data received and data requested (after masking) of the l^2C slave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

I2C Slave Interrupt Clear (I2CSICR)

This register clears the raw interrupt. A read of this register returns no meaningful data.

Offse	Blave 0 ba t 0x018 WO, rese			·	·													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[r		1	r	,		1 1	rese	erved			1	1		T	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	ſ		1	1	1		1	reserved	1			1		ſ	T	DATAIC		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Nam	ne	Ту	pe	Reset	Des	cription									
	31:1		reserv	ved	R	0	0x00	com		with futu	ire prod	ucts, the	value of	erved bit. To provide a reserved bit should be n.				
	0		DATAIC			WO		Data Interrupt Clear										
	This bit controls the clearing of the raw interr							w interru	pt for da	ata recei	ved and							

This bit controls the clearing of the raw interrupt for data received and data requested. When set, it clears the DATARIS interrupt bit; otherwise, it has no effect on the DATARIS bit value.

15 Controller Area Network (CAN) Module

15.1 Controller Area Network Overview

Controller Area Network (CAN) is a multicast shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1 Mbps are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 m).


15.2 Controller Area Network Features

The Stellaris[®] CAN module supports the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects
- Each message object has its own identifier mask
- Maskable interrupt
- Disable Automatic Retransmission mode for Time Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode
- Gluelessly attachable to an external CAN PHY through the CANOTX and CANORX pins

15.3 Controller Area Network Block Diagram

Figure 15-1. CAN Module Block Diagram



15.4 Controller Area Network Functional Description

The CAN module conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These are accessed via the CAN message object register interface. The message memory is not directly accessable in the Stellaris[®] memory map, so the Stellaris[®] CAN controller provides an interface to communicate with the message memory.

The CAN message object register interface provides two register sets for communicating with the message objects. Since there is no direct access to the message object memory, these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that needs to be processed.

15.4.1 Initialization

The software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register (with software or by a hardware reset) or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the status of the CAN transmit output is recessive (High). Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible when in the initialization state.

To initialize the CAN controller, set the **CAN Bit Timing (CANBIT)** register and configure each message object. If a message object is not needed, it is sufficient to set it as not valid by clearing the MsgVal bit in the **CANIFnARB2** register. Otherwise, the whole message object has to be initialized, as the fields of the message object may not have valid information, causing unexpected results. Access to the **CAN Bit Timing (CANBIT)** register and to the **CAN Baud Rate Prescalar Extension (CANBRPE)** register to configure the bit timing is enabled when both the INIT and CCE bits in the **CANCTL** register are set. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (Bus Idle) before it takes part in bus activities and starts message transfers. The initialization of the message objects should all be configured to particular identifiers or set to not valid before the BSP starts the message transfer. To change the configuration of a message object during normal operation, set the MsgVal bit in the **CANIFnARB2** register to 0 (not valid). When the configuration is completed, MsgVal is set to 1 again (valid).

15.4.2 Operation

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is reset to 0, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As messages are received, they are stored in their appropriate message objects if they pass the message handler's filtering. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the MSK bits in the **CANIFnMSKn** registers) is used, the arbitration bits that are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message at any time via the CAN Interface Registers (CANIFnCRQ, CANIFnCMSK, CANIFnMSKn, CANIFnARBn, CANIFnMCTL, CANIFnDAn, and CANIFnDBn). The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects is under the control of the software that is managing the CAN hardware. These can be message objects used for one-time data transfers, or permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. To start the transmission, the TxRqst bit in the **CANTXRQn** register and the NewDat bit in the **CANNWDAn** register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not

sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier for the message object. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

There are two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**), which are used to access the Message Objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The function of the two sets are independent and identical and can be used to queue transactions.

15.4.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if there is no data transfer between the CAN Interface Registers and message RAM, the valid message object with the highest priority that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NewDat bit is reset and can be viewed in the **CANNWDAn** register. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TxRqst bit in the **CANIFnCMSK** register is reset. If the TxIE bit in the **CANIFnMCTL** register is set, the IntPnd bit in the **CANIFnMCTL** register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

15.4.4 Configuring a Transmit Message Object

Table 15-1 on page 393 specifies the bit settings for a transmit message object.

Register	CANIFnARB2	CANIFnCMSK		MSK	CANIFnMCTL	CANIFnARB2	CANIFnMCTL						
Bit	MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
Value	1	appl	appl	appl	1	1	0	0	0	appl	0	appl	0

The xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of the outgoing message. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [12:2] of **CANIFnARB2**, and the remaining identifier bits are not used by the CAN controller.

If the TXIE bit is set, the IntPnd bit is set after a successful transmission of the message object.

When the RmtEn bit is set, a matching received remote frame causes the TxRqst bit to be set and the message object automatically transfers the message object's data or generates an interrupt indicating a remote frame was requested. This can be strictly a single message identifier or it can be a range of values specified in the message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are identified as remote frame requests. The UMask bit in the **CANIFnMCTL** register enables the Msk bits in the **CANIFnMSKn** register to filter which frames are identified as a remote frame request. The MXtd bit should be set if only 29-bit extended identifiers should trigger a remote frame request.

The DLC bit in the **CANIFnMCTL** register is set to the number of bytes to transfer to the message object. TxRqst and RmtEn should not be set before the data is valid, as the current data in the message object can be transmitted as soon as these bits are set.

15.4.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MsgVal nor the TxRqst bits have to be reset before the update.

Even if only a part of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn** or **CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU has to write all four bytes into the **CANIFnDAn** or **CANIFnDBn** register or the message object is transferred to the **CANIFnDAn** or **CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WR, NewDat, DataA, and DataB bits are written to the CAN IFn Command Mask (CANIFnMSKn) register, followed by writing the CAN IFn Data registers, and then the number of the message object is written to the CAN IFn Command Request (CANIFnCRQ) register, to update the data bytes and the TxRqst bit at the same time.

To prevent the reset of TxRqst at the end of a transmission that may already be in progress while the data is updated, NewDat has to be set together with TxRqst. When NewDat is set together with TxRqst, NewDat is reset as soon as the new transmission has started.

15.4.6 Accepting Received Message Objects

When the arbitration and control field (ID + Xtd + RmtEn + DLC) of an incoming message is completely shifted into the CAN module, the message handling capability of the module starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the Acceptance Filtering unit is loaded with the arbitration bits from the core. Then the arbitration and mask fields (including MsgVal, UMask, NewDat, and EoB) of message object 1 are loaded into the Acceptance Filtering unit and compared with the arbitration field from the shift register. This is repeated with each following message object until a matching message object is found or until the end of the message RAM is reached. If a match occurs, the scanning is stopped and the message handler proceeds depending on the type of frame received.

15.4.7 Receiving a Data Frame

The message handler stores the message from the CAN module receive shift register into the respective message object in the message RAM. It stores the data bytes, all arbitration bits, and the Data Length Code into the corresponding message object. This is implemented to keep the data bytes connected with the identifier even if arbitration mask registers are used. The NewDat bit of the **CANIFnMCTL** register is set to indicate that new data has been received. The CPU should reset this bit when it reads the message object to indicate to the controller that the message has been received and the buffer is free to receive more messages. If the CAN controller receives a message and the NewDat bit was already set, the MsgLst bit is set to indicate that the previous data was lost. If the RxIE bit of the **CANIFnMCTL** register to point to the message object that just received a message. The TxRqst bit of this message object should be cleared to prevent the transmission of a remote frame.

15.4.8 Receiving a Remote Frame

When a remote frame is received, three different configurations of the matching message object have to be considered:

Configuration	Description							
Dir = 1 (direction = transmit)	At the reception of a matching remote frame, the TxRqst bit of this message object is se The rest of the message object remains unchanged, and the controller will transfer the da in the message object.							
RmtEn = 1								
UMask = 1 or 0								
Dir = 1 (direction = transmit)	At the reception of a matching remote frame, the TxRqst bit of this message object remains unchanged; the remote frame is ignored. This remote frame is disabled and will not automatically respond or indicate that the remote frame ever happened.							
RmtEn = 0								
UMask = 0								
Dir = 1 (direction = transmit)	At the reception of a matching remote frame, the $TxRqst$ bit of this message object is reset.							
RmtEn = 0	The arbitration and control field (ID + Xtd + RmtEn + DLC) from the shift register is stored into the message object in the message RAM and the NewDat bit of this message object is							
UMask = 1	set. The data field of the message object remains unchanged; the remote frame is treat							
	similar to a received data frame. This is useful for a remote data request from another CAN device for which the Stellaris [®] controller does not have readily available data. The software							
	must fill the data and answer the frame manually.							

15.4.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This should not be confused with the message identifier as that priority is enforced by the CAN bus. This means that if message object 1 and message object 2 both have valid messages that need to be transmitted, message object 1 will always be transmitted first regardless of the message identifier in the message object itself.

15.4.10 Configuring a Receive Message Object

Table 15-2 on page 395 specifies the bit settings for a transmit message object.

Table 15-2. Receive Message Object Bit Settings

Register	CANIFnARB2	CANIFnCMSK			CANIFnMCTL	CANIFnARB2	CANIFnMCTL						
Bit	MsgVal	Arb	Data	Mask	EoB	Dir	NewDat	MsgLst	RxIE	TxIE	IntPnd	RmtEn	TxRqst
Value	1	appl	appl	appl	1	0	0	0	appl	0	0	0	0

The xtd and ID bit fields in the **CANIFnARBn** registers are set by an application. They define the identifier and type of accepted received messages. If an 11-bit Identifier (Standard Frame) is used, it is programmed to bits [12:2] of **CANIFnARB2**, and the remaining identifier bits are ignored by the CAN controller. When a data frame with an 11-bit Identifier is received, only bits 12:2 of **CANIFnARB2** are valid and the rest are set to 0.

If the RxIE bit is set, the IntPnd bit is set when a received data frame is accepted and stored in the message object.

When the message handler stores a data frame in the message object, it stores the received Data Length Code and eight data bytes. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by nonspecified values.

The CAN mask registers can be used to allow groups of data frames to be received by a message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are received by a message object. The UMask bit in the **CANIFnMCTL** register enables the Msk bits in the **CANIFnMSKn** register to filter which frames are received. The Mxtd bit should be set if only 29-bit extended identifiers should be received by this message object.

15.4.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CAN IFn Command Mask (CANIFnCMSK)** register and then writes the number of the message object to the **CAN IFn Command Request** (**CANIFnCRQ**) register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NewDat and IntPnd bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt being generated by this message object.

If the message object uses masks for acceptance filtering, the arbitration bits show which of the matching messages has been received.

The actual value of MewDat shows whether a new message has been received since the last time this message object was read. The actual value of MsgLst shows whether more than one message has been received since the last time this message object was read. MsgLst is not automatically reset.

Using a remote frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TxRqst bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame could be transmitted, the TxRqst bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data slightly earlier than expected.

15.4.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it.

The Status Interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number. A message interrupt is cleared by clearing the message object's IntPnd bit. The Status Interrupt is cleared by reading the **CAN Status** (CANSTS) register.

The interrupt identifier IntId in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register holds the value to 0. If the value of **CANINT** is different from 0, then there is an interrupt pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the CPU is active. The interrupt line remains active until **CANINT** is 0, all interrupt sources have been cleared (the cause of the interrupt is reset), or until IE is reset, which disables interrupts from the CAN controller.

The value 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS** register (Error Interrupt or Status Interrupt). This indicates that there is either a new Error Interrupt or a new Status Interrupt. A write access can clear the RxOK, TxOK, and LEC flags in the **CANSTS** register, however, only a read access to the **CANSTS** register will clear the source of the Status Interrupt.

IntId points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the status register may cause an interrupt. The EIE bit in the **CANCTL** register controls whether any interrupt from the CAN controller actually generates an interrupt to the microcontroller's interrupt controller. The **CANINT** interrupt register is updated even when the IE bit is set to zero.

There are two possibilities when handling the source of a message interrupt. The first is to read the IntId bit in the **CANINT** interrupt register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and reset the message object's IntPnd at the same time by setting the ClrIntPnd bit in the CAN IFn Command Mask (CANIFnCMSK) register. When the IntPnd bit is cleared, the CANINT register will contain the message number for the next message object with a pending interrupt.

15.4.13 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

15.4.14 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 15-2 on page 398): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 15-3 on page 398). The length of the time quantum (t_q), which is the basic time unit of the bit time, is defined by the CAN controller's system clock ($f_{\rm SYS}$) and the Baud Rate Prescaler (BRP):

 $t_q = BRP / fsys$

The CAN module's system clock fsys is the frequency of its CAN module clock input.

The Synchronization Segment Sync_Seg is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync_Seg and the Sync_Seg is called the *phase error* of that edge.

The Propagation Time Segment Prop_Seg is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase_Seg1 and Phase_Seg2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.






Table 15-3. CAN Protocol Ranges^a

Parameter	Range	Remark
BRP	[1 32]	Defines the length of the time quantum t _q
Sync_Seg	1 t _q	Fixed length, synchronization of bus input to system clock
Prop_Seg	[1 8] t _q	Compensates for the physical delay times
Phase_Seg1	[1 8] t _q	May be lengthened temporarily by synchronization
Phase_Seg2	[1 8] t _q	May be shortened temporarily by synchronization
SJW	[1 4] t _q	May not be longer than either Phase Buffer Segment

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. The sum of Prop_Seg and Phase_Seg1 (as TSEG1) is combined with Phase_Seg2 (as TSEG2) in one byte, and SJW and BRP are combined in the other byte.

In these bit timing registers, the four components TSEG1, TSEG2, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits. Therefore, the length of the bit time is (programmed values):

 $[TSEG1 + TSEG2 + 3] \times t_q$

or (functional values):

 $[Sync_Seg + Prop_Seg + Phase_Seg1 + Phase_Seg2] \times t_q$

The data in the bit timing registers are the configuration input of the CAN protocol controller. The Baud Rate Prescalar (configured by BRP) defines the length of the time quantum, the basic time unit of the bit time; the Bit Timing Logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the Sample Point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. It generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. It is evaluated at the Sample Point and processes the sampled bus input bit. The time after the Sample Point that is needed to calculate the next bit to be sent (that is, the data bit, CRC bit, stuff bit, error flag, or idle) is called the Information Processing Time (IPT).

The IPT is application-specific but may not be longer than 2 t_q ; the CAN's IPT is 0 t_q . Its length is the lower limit of the programmed length of Phase_Seg2. In case of synchronization, Phase_Seg2 may be shortened to a value less than IPT, which does not affect bus timing.

15.4.15 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a desired bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the desired bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is the $Prop_Seg$. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for $Prop_Seg$ is converted into time quanta (rounded up to the nearest integer multiple of t_g).

The $Sync_Seg$ is 1 t_q long (fixed), which leaves (bit time - $Prop_Seg - 1$) t_q for the two Phase Buffer Segments. If the number of remaining t_q is even, the Phase Buffer Segments have the same length, that is, $Phase_Seg2 = Phase_Seg1$, else $Phase_Seg2 = Phase_Seg1 + 1$.

The minimum nominal length of <code>Phase_Seg2</code> has to be regarded as well. <code>Phase_Seg2</code> may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of [0..2] t_a .

The length of the Synchronization Jump Width is set to its maximum value, which is the minimum of 4 and Phase_Seg1.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

 $(1 - df) \times fnom <= fosc <= (1 + df) \times fnom$

where:

- df = Maximum tolerance of oscillator frequency
- fosc = Actual oscillator frequency
- fnom = Nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

```
df <= (Phase_Seg1,Phase_Seg2)min/ 2 × (13 × tbit - Phase_Seg2)
dfmax = 2 × df × fnom</pre>
```

where:

Phase_Seg1 and Phase_Seg2 are from Table 15-3 on page 398

- tbit = Bit Time
- dfmax = Maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

The resulting configuration is written into the CAN Bit Timing (CANBIT) register :

```
(Phase_Seg2-1)&(Phase_Seg1+Prop_Seg-1)&(SynchronizationJumpWidth-1)&(Prescaler-1)
```

15.4.15.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN clock is 25 MHz, BRP is 0, and the bit rate is 1 Mbps.

```
t_{q} 40 \text{ ns} = 1/((BRP + 1) \times CAN \text{ Clock})
delay of bus driver 50 ns
delay of receiver circuit 30 ns
delay of bus line (40m) 220 ns
tProp 640 ns = 16 × t<sub>q</sub>
tSJW 160 ns = 4 × t<sub>q</sub>
tTSeg1 800 ns = tProp + tSJW
tTSeg2 160 ns = Information Processing Time + 4 × t<sub>q</sub>
tSync-Seg 40 ns = 1 × t<sub>q</sub>
bit time 1000 ns = tSync-Seg + tTSeg1 + tTSeg2
tolerance for CAN_CLK 0.39 % =
min(PB1,PB2)/ 2 × (13 x bit time - PB2) =
0.1us/ 2 x (13x 1us - 2us)
```

In the above example, the parameters for the CANBIT register are: TSeg2=3, TSeg1=15, SJW =3 and BRP=0. This makes the final value programmed into the CANBIT register, 0x3FC0.

15.4.15.2 Example for Bit Timing at Low Baud Rate

In this example, the frequency of CAN clock is 50 MHz, BRP is 25, and the bit rate is 100 Kbps.

```
t_{q} 500 \text{ ns} = 1/((BRP + 1) \times CAN \text{ clock})
delay of bus driver 200 ns
delay of receiver circuit 80 ns
delay of bus line (40m) 220 ns
tProp 4.5 ms = 9 × t<sub>q</sub>
tSJW 2 ms = 4 × t<sub>q</sub>
tTSeg1 6.5 ms = tProp + tSJW
tTSeg2 3 ms = Information Processing Time + 6 × t<sub>q</sub>
tSync-Seg 500 ns = 1 × t<sub>q</sub>
bit time 10 ms = tSync-Seg + tTSeg1 + tTSeg2
```

```
tolerance for CAN_CLK 1.58 % =
  min(PB1,PB2)/ 2 x (13 x bit time - PB2) =
  4us/ 2 x (13 x 10us - 4us)
```

In this example, the concatenated bit time parameters are (4-1)3&(5-1)4&(4-1)2&(2-1)6, and **CANBIT** is programmed to 0x34C1.

In the above example, the parameters for the **CANBIT** register are: TSeg2=5, TSeg1=12, SJW =3 and BRP=24. This makes the final value programmed into the **CANBIT** register, 0x5CD8.

15.5 Controller Area Network Register Map

Table 15-4 on page 401 lists the registers. All addresses given are relative to the CAN base address of:

CAN0: 0x4004.0000

Table	15-4.	CAN	Register	Мар
-------	-------	-----	----------	-----

Offset	Name	Туре	Reset	Description	See page
0x000	CANCTL	R/W	0x0000.0001	CAN Control	403
0x004	CANSTS	R/W	0x0000.0000	CAN Status	405
0x008	CANERR	RO	0x0000.0000	CAN Error Counter	408
0x00C	CANBIT	R/W	0x0000.2301	CAN Bit Timing	409
0x010	CANINT	RO	0x0000.0000	CAN Interrupt	411
0x014	CANTST	R/W	0x0000.0000	CAN Test	412
0x018	CANBRPE	R/W	0x0000.0000	CAN Baud Rate Prescalar Extension	414
0x020	CANIF1CRQ	R/W	0x0000.0001	CAN IF1 Command Request	415
0x024	CANIF1CMSK	R/W	0x0000.0000	CAN IF1 Command Mask	416
0x028	CANIF1MSK1	R/W	0x0000.FFFF	CAN IF1 Mask 1	419
0x02C	CANIF1MSK2	R/W	0x0000.FFFF	CAN IF1 Mask 2	420
0x030	CANIF1ARB1	R/W	0x0000.0000	CAN IF1 Arbitration 1	421
0x034	CANIF1ARB2	R/W	0x0000.0000	CAN IF1 Arbitration 2	422
0x038	CANIF1MCTL	R/W	0x0000.0000	CAN IF1 Message Control	424
0x03C	CANIF1DA1	R/W	0x0000.0000	CAN IF1 Data A1	426
0x040	CANIF1DA2	R/W	0x0000.0000	CAN IF1 Data A2	426
0x044	CANIF1DB1	R/W	0x0000.0000	CAN IF1 Data B1	426
0x048	CANIF1DB2	R/W	0x0000.0000	CAN IF1 Data B2	426
0x080	CANIF2CRQ	R/W	0x0000.0001	CAN IF2 Command Request	415
0x084	CANIF2CMSK	R/W	0x0000.0000	CAN IF2 Command Mask	416
0x088	CANIF2MSK1	R/W	0x0000.FFFF	CAN IF2 Mask 1	419

Offset	Name	Туре	Reset	Description	See page
0x08C	CANIF2MSK2	R/W	0x0000.FFFF	CAN IF2 Mask 2	420
0x090	CANIF2ARB1	R/W	0x0000.0000	CAN IF2 Arbitration 1	421
0x094	CANIF2ARB2	R/W	0x0000.0000	CAN IF2 Arbitration 2	422
0x098	CANIF2MCTL	R/W	0x0000.0000	CAN IF2 Message Control	424
0x09C	CANIF2DA1	R/W	0x0000.0000	CAN IF2 Data A1	426
0x0A0	CANIF2DA2	R/W	0x0000.0000	CAN IF2 Data A2	426
0x0A4	CANIF2DB1	R/W	0x0000.0000	CAN IF2 Data B1	426
0x0A8	CANIF2DB2	R/W	0x0000.0000	CAN IF2 Data B2	426
0x100	CANTXRQ1	RO	0x0000.0000	CAN Transmission Request 1	427
0x104	CANTXRQ2	RO	0x0000.0000	CAN Transmission Request 2	427
0x120	CANNWDA1	RO	0x0000.0000	CAN New Data 1	428
0x124	CANNWDA2	RO	0x0000.0000	CAN New Data 2	428
0x140	CANMSG1INT	RO	0x0000.0000	CAN Message 1 Interrupt Pending	429
0x144	CANMSG2INT	RO	0x0000.0000	CAN Message 2 Interrupt Pending	429
0x160	CANMSG1VAL	RO	0x0000.0000	CAN Message 1 Valid	430
0x164	CANMSG2VAL	RO	0x0000.0000	CAN Message 2 Valid	430

15.6 Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers that are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or resetting INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.

During the waiting time after INIT is reset, each time a sequence of 11 High bits has been monitored, a BitOError code is written to the **CANSTS** status register, enabling the CPU to readily check whether the CAN bus is stuck Low or continuously disturbed, and to monitor the proceeding of the bus-off recovery sequence.

CAN Offse	N Contro 0 base: 0> et 0x000 R/W, rese	x4004.00	00													
1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1		1 1	rese	rved		1 1		Test	CCE	DAR	reserved	EIE	SIE	IE	INIT
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 1
E	Bit/Field		Nam	e	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	С	0x0000	con	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	7		Tes	t	R/	W	0	Tes	t Mode E	nable						
								0: N	lormal O	peration						
								1: T	est Mode	e						
	6		CCI	E	R/	w	0	Cor	ifiguratio	n Chang	e Enabl	е				
								0: C	o not all	ow write	access	to the CA	NBIT re	egister.		
								1: A	llow write	e access	to the (CANBIT r	egisteri	if the IN	IT bit is	1.
	5		DAF	ર	R/	W	0	Disa	able Auto	omatic R	etransm	ission				
								0: A	uto retra	nsmissio	on of dis	turbed m	essages	s is enab	led.	
								1: A	uto retra	nsmissio	on is disa	abled.	-			
	4		reserved RO		0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv				
	3		EIE	E	R/	W	0	Erro	or Interru	pt Enabl	е					
								0: D	isabled.	No Erro	r Status	interrupt	is gener	rated.		
							nabled. A erates ar	-		off or EW	Varn bit	s in the C	ANSTS	register		

CAN Control (CANCTL)

Bit/Field	Name	Туре	Reset	Description
2	SIE	R/W	0	Status Interrupt Enable
				0: Disabled. No Status interrupt is generated.
				1: Enabled. An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the $TXOK$, $RXOK$ or LEC bits in the CANSTS register generates an interrupt.
1	IE	R/W	0	CAN Interrupt Enable
				0: Interrupts disabled.
				1: Interrupts enabled.
0	INIT	R/W	1	Initialization
				0: Normal operation.
				1: Initialization started.

Register 2: CAN Status (CANSTS), offset 0x004

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared to 0 when a message has been transferred (reception or transmission) without error. The unused error code 7 may be written by the CPU to manually set this field to an invalid error so that it can be checked for a change later.

An Error Interrupt is generated by the BOff and EWarn bits and a Status Interrupt is generated by the RXOK, TXOK, and LEC bits, assuming that the corresponding enable bits in the **CAN Control** (CANCTL) register are set. A change of the EPass bit or a write to the RXOK, TXOK, or LEC bits does not generate an interrupt.

Reading the CAN Status (CANSTS) register clears the CAN Interrupt (CANINT) register, if it is pending.

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		1	1		resei	rved	1			ı .		1	1
pe L	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
set	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	rved				BOff	EWarn	EPass	RxOK	TxOK		LEC	•
be	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W
et	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Desc	cription							
	31:8		reserv	/ed	R	0	0x0000	Soft	ware sh	ould not	rely on tl	ne value	of a rese	erved bit	. To pro	vide
								com	patibility	with futu	ure produ	ucts, the	value of operation	a reserv		hould
	7		BO	ff	R	0	0	com pres	patibility	with futu cross a r	ure produ	ucts, the	value of	a reserv		hould
			BO	ff	R	0	0	com pres Bus-	patibility erved a Off Stat	with futu cross a r	ure produ ead-mod	icts, the lify-write	value of	a reserv		hould
			BO	ff	R	0	0	com pres Bus- 0: M	patibility erved a Off Stat odule is	v with futu cross a r us	ure produ ead-moo us-off sta	icts, the lify-write	value of	a reserv		hould
	7							com pres Bus- 0: M 1: M	patibility erved a Off Stat odule is odule is	with futu cross a r us not in bu in bus-o	ure produ ead-moo us-off sta	icts, the lify-write	value of	a reserv		hould
			BO		R		0	com pres Bus- 0: M 1: M Wan	patibility erved a Off Stat odule is odule is ning Sta	with futu cross a r us not in bu in bus-o tus	ure produ ead-moo us-off sta ff state.	ucts, the lify-write te.	value of operatio	a reserv m.	ved bit sl	hould
	7							com pres Bus- 0: M 1: M Warr 0: Bo	patibility erved a Off Stat odule is odule is ning Sta oth error	with futu cross a r us not in bu in bus-o tus r counter	ure produ ead-moo us-off sta ff state. s are be	ucts, the lify-write te.	value of operation	a reserv on. ning limi	ved bit sl	
	7							com pres Bus- 0: M 1: M Warr 0: Bo	patibility erved a Off Stat odule is odule is ning Sta oth error	with futu cross a r us not in bu in bus-o tus r counter	ure produ ead-moo us-off sta ff state. s are be	ucts, the lify-write te.	value of operatio	a reserv on. ning limi	ved bit sl	
	7			m		0		com pres Bus- 0: M 1: M Warn 0: Be 0: Be 1: At of 96	patibility erved a Off Stat odule is odule is ning Sta oth error	with futu cross a r us not in bu in bus-o tus r counter ne of the	ure produ ead-moo us-off sta ff state. s are be	ucts, the lify-write te.	value of operation	a reserv on. ning limi	ved bit sl	
	6		EWa	m	R	0	0	com pres Bus- 0: M 1: M Warn 0: Bo 1: At of 96 Erro 0: Th	patibility erved a Off Stat odule is odule is ning Sta oth error least or 5. r Passiv ne CAN	with futu cross a r us not in bus-o tus r counter ne of the e module	ure produ ead-moc us-off sta ff state. s are be error cou	icts, the lify-write te. ow the e unters ha Error Ac	value of operation	a reserv on. ning limi ed the er	red bit sl t of 96. rror warr	ning li

CAN Status (CANSTS) CAN0 base: 0x4004.0000

Bit/Field	Name	Туре	Reset	Description
4	RxOK	R/W	0	Received a Message Successfully
				0: Since this bit was last reset to 0, no message has been successfully received.
				1: Since this bit was last reset to 0, a message has been successfully received, independent of the result of the acceptance filtering.
				This bit is never reset by the CAN module.
3	TxOK	R/W	0	Transmitted a Message Successfully
				0: Since this bit was last reset to 0, no message has been successfully transmitted.
				1: Since this bit was last reset to 0, a message has been successfully transmitted error-free and acknowledged by at least one other node.

This bit is never reset by the CAN module.

Bit/Field	Name	Туре	Reset	Description
2:0	LEC	R/W	0x0	Last Error Code
				This is the type of the last error to occur on the CAN bus.
				Value Definition
				0x0 No Error
				0x1 Stuff Error
				More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed.
				0x2 Format Error
				A fixed format part of the received frame has the wrong format.
				0x3 ACK Error
				The message transmitted was not acknowledged by another node.
				0x4 Bit 1 Error
				When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors.
				A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0).
				0x5 Bit 0 Error
				A Bit 0 Error indicates that the device wanted to send a Low level (logical 0), but the monitored bus value was High (logical 1).
				During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. This enables the CPU to monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus.
				0x6 CRC Error
				The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data.
				0x7 Unused
				When the LEC bit shows this value, no CAN bus event was detected since the CPU wrote this value to LEC.

Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN Offse) base: 0: t 0x008	Counte x4004.000 t 0x0000.		ERR)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved		1		1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RP		1	r	REC		1 1				1	TE		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	8it/Field		Nam	ne	Ту	pe	Reset	Des	cription							
	31:16		reserv	ved	R		0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
	15		RF)	R	0	0	Rec	eived Eri	or Pass	ive					
								0: T less	he Recei).	ve Error	- counter	is below	the Erro	or Passiv	ve level	(127 or
									he Recei reater).	ve Error	counter	has read	ched the	Error Pa	assive le	vel (128
	14:8		RE	С	R	0	0x0	Rec	eive Erro	or Count	er					
								Stat	e of the r	eceiver	error cou	unter (0 t	to 127).			
	7:0		TEC	С	R	0	0x0	Trar	nsmit Erro	or Count	ter					
								Stat	e of the t	ransmit	error co	unter (0	to 255).			

Register 4: CAN Bit Timing (CANBIT), offset 0x00C

This register is used to program the bit width and bit quantum. Values are to be programmed to the system clock frequency. This register is write-enabled by the CCE and INIT bits in the **CANCTL** register. See "Bit Time and Bit Rate" on page 397 for more information.

CAN(Offse) base: 0x t 0x00C R/W, rese	4004.00	000													
туре	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ		1	r			т т	rese	rved	1				r	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved		TSeg2	I		T	Seg1		S	JW		1	BI	RP	1	·
Type Reset	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 0	R/W 1	R/W 1	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:15		reserv	ved	R	0	0x0000	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv		
	14:12		TSeg	g2	R/	W	0x2	Time	e Segme	ent after	Sample	Point				
								0x00-0x07: The actual interpretation by the hardware of this value such that one more than the value programmed here is used.								
								So, for example, a reset value of 0x2 defines that time quanta defined for Phase_Seg2 (see Figur The bit time quanta is defined by BRP.					•	,		
	11:8		TSeg	g1	R/	W	0x3	Time	e Segme	ent Befor	e Sampl	e Point				
											•	retation I value pro				alue is
								time	So, for example, the reset value of 0x3 defines that ther time quanta defined for Phase_Seg1 (see Figure 15-2 of The bit time quanta is define by BRP.				•	,		
	7:6		SJV	V	R/	W	0x0	(Re))Synchro	nization	Jump W	/idth				
											•	retation t value pro	2			alue is
							erro	r (misali e in sjw	gnment),	it can a	PF), if the djust the lue of 0 a	length o	f TSeg2	or TSeg	1 by the	

CAN Bit Timing (CANBIT)

Bit/Field	Name	Туре	Reset	Description
5:0	BRP	R/W	0x1	Baud Rate Prescalar
				The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum.
				0x00-0x03F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.
				BRP defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1).
				The CANBRPE register can be used to further divide the bit time.

Register 5: CAN Interrupt (CANINT), offset 0x010

This register indicates the source of the interrupt.

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. An interrupt remains pending until the CPU has cleared it. If the IntId bit is not 0x0000 (the default) and the IE bit in the **CANCTL** register is set, the interrupt is active. The interrupt line remains active until the IntId bit is set back to 0x0000 when the cause of all interrupts are reset, or until IE is reset.

Note: Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

CAN(Offse	l Interru) base: 0) t 0x010 RO, rese	(4004.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Ì) í	rese	rved		Î	ì	î I	Ì	Î	Î
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	0 RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	1		1				1 1	In	tld		1		1	1	1	
Type Reset				RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0) RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	31:16 15:0		reser	ved	Ty R R	0	Reset 0x0000 0x0000	Soft com pres	patibility	with cross	not rely on tl future produ a read-moc	ucts, the	value of	a reserv	t. To prov ved bit sł	vide nould be
	10.0			4		0	CACCCC		•		s field indic	ates the	source o	of the inte	errupt.	
								Vali	ue		Definition					
								0x0	000		No interrup	t pendin	g			
								0x0	001-0x0		Number of interrupt	the mes	sage obj	ect that	caused t	he
								0x0	021-0x7	FFF	Unused					
								0x8	000		Status Inter	rupt				
								0x8	001-0xF	FFF	Unused					

CAN Test (CANTST)

Register 6: CAN Test (CANTST), offset 0x014

This is the test mode register for self-test and external pin access. It is write-enabled by the Test bit in the **CANCTL** register. Different test functions may be combined, however, CAN transfers will be affected if the Tx bits in this register are not zero.

CAN(Offse	0 base: 0) et 0x014 R/W, rese	4004.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•					rese	rved			'		•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved		• •		Rx	Т		LBack	Silent	Basic	rese	erved
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:8		reserv	ved	R	0	0x0000	com	patibility	with futu	ure prod	the value ucts, the dify-write	value of	a reserv		
	7		Rx		R	0	0	Rec	eive Obs	ervation	I					
								Disp	plays the	value or	n the CA	NnRx pir	1.			
	6:5		Тx		R/	W	0x0	Trar	nsmit Co	ntrol						
								Ove	rrides co	ontrol of t	he can:	nTx pin .				
								Val	ue Desc	ription						
								0x0			ntrolled	by the C	AN mod	ule		
								0x1	Sam	ole Point	signal	driven on	the CAN	InTx pin		
								0x2	CANr	Tx drive	es a Low	/ value				
								0x3	CANr	Tx drive	es a Hig	h value				
	4		LBad	ck	R/	W	0	Loo	pback M	ode						
									isabled.							
									nabled.							
	3		Sile	nt	R/	W	0	Sile	nt Mode							
								Do r	not transi	nit data;	monitor	the bus.	Also kno	wn as Bu	is Monite	or mode.
								0: D	isabled.							
								1: E	nabled.							
	2		Bas	ic	R/	W	0	Bas	ic Mode							
								0: D	isabled.							
									se CAN eceive b		ters as	transmit I	buffer, ar	nd use C	ANIF2 r	egisters

Bit/Field	Name	Туре	Reset	Description
1:0	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 7: CAN Baud Rate Prescalar Extension (CANBRPE), offset 0x018

This register is used to further divide the bit time set with the BRP bit in the **CANBIT** register. It is write-enabled with the CCE bit in the **CANCTL** register.

CAN Baud Rate Prescalar Extension (CANBRPE)

CAN0 base: 0x4004.0000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved							,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1			rese	erved				1	-		BR	PE	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field Name		Ту	Type Reset		Des	cription									
	31:4		reserv	/ed	R	0	0x0000	com	ware sho patibility served ac	with futu	ure prod	ucts, the	value of	a reserv		vide hould be
	3:0 BRPE R/W 0x		0x0	Baud Rate Prescalar Extension 0x00-0x0F: Extend the BRP bit in the CANBIT register to values up to												

0x00-0x0F: Extend the BRP bit in the **CANBIT** register to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs).

Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

This register is used to start a transfer when its MNUM bit field is updated. Its Busy bit indicates that the information is transferring from the CAN Interface Registers to the internal message RAM.

A message transfer is started as soon as there is a write of the message object number with the MNUM bit. With this write operation, the Busy bit is automatically set to 1 to indicate that a transfer is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then sets the Busy bit back to 0.

	et 0x020 R/W, rese	et 0x0000	0.0001													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		, , , , , , , , , , , , , , , , , , ,			rese	rved	1	1	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Busy		•		, , ,	reserved						1	MN	IUM	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 1
E	Bit/Field		Nam	ne	Тур	ре	Reset	Des	cription							
	31:16		reserv	ved	R	С	0x0000	com	patibility	ould not / with fut cross a r	ure prod	ucts, the	value of	a reserv	•	
	15		Bus	sy	R	С	0x0	Busy Flag								
								0: R	eset wh	en read/	write act	ion has f	inished.			
								1: S	et when	a write o	occurs to	the mes	ssage nu	imber in	this regi	ster.
	14:6		reserv	ved	R	С	0x00	com	patibility	ould not with fut cross a r	ure prod	ucts, the	value of	a reserv		
	5:0		MNL	JM	R/	w	0x01	Mes	sage Nu	umber						
										of the 32 e messag				•		or data
								Valu	ue	Descript	tion					
								0x0	0	0 is not a or object		lessage	number;	it is inter	rpreted a	s 0x20,
								0x0	1-0x20	Indicate	s specifi	ed mess	age obje	ect 1 to 3	2.	
								0x2	1-0x3F	Not a va interpret				ues are	shifted a	nd it is

CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

The Command Mask registers specify the transfer direction and select which buffer registers are the source or target of the data transfer.

Read-Only CANIFnCMSK Register

CAN IF1	Command	Mask	(CANIF1CMSK)
	Communation	ind Six	

CAN0 base: 0x4004.0000 Offset 0x024 Type R/W, reset 0x0000.0000

туре	R/W, rese															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									erved			-				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Í		1	resei	rved	Î	1 1		WRNRD	Mask	Arb	Control	CirintPnd	NewDat	DataA	DataB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R 0	R 0	R 0	R 0	R 0	R 0	R 0	R 0
	Ū	Ū	Ū	Ū	0	0	ũ	Ū	0	°	Ū	Ū	Ū	Ū	Ū	Ũ
В	it/Field		Nam	ne	Ту	ре	Reset	Des	scription							
	31:8		reserv	ved	R	0	0x0000	Sof	tware she	ould not	rely on t	he value	of a res	erved bit	. To prov	vide
									npatibility served a		•				ed bit sh	ould be
	7		WRN	RD	F	ર	0	Wri	te, Not R	ead						
								Rec (CA CA	nsfer the quest (CA NIFnMS NIFnCTL NIFnDB2	ANIFnCI K1, CAN , CANIF	RQ) regi IIFnMSI	ster to th <2 , CAN	e CAN r IFnARB	nessage 1, CANII	buffer re FnARB2	egisters
	6		Mas	sk	F	र	0	Acc	ess Mas	k Bits						
								0: N	/lask bits	unchang	ged.					
									ransfer 1 erface reg		+Dir+	MXtd of	the mes	sage obj	ect into	the
	5		Art	D	F	ર	0	Acc	ess Arbit	ration Bi	ts					
								0: A	rbitratior	bits und	changed					
									ransfer 1 erface reg		+ Xtd +	MsgVa	1 of the r	nessage	object i	nto the
	4		Cont	rol	F	र	0	Acc	ess Con	rol Bits						
								0: C	Control bi	ts uncha	nged.					
								1: T	ransfer o	ontrol bi	ts into Ir	iterface r	egisters			
	3		CIrInt	Pnd	F	ર	0	Cle	ar Interru	pt Pendi	ng Bit					
								0: I	ntPnd b	it in CAN	NIFnMC [®]	TL regist	er remai	ns uncha	anged.	
								1: C	lear Int	Pnd bit ir	the CA	NIFnMC	TL regist	er in the	message	e object.

Bit/Field	Name	Туре	Reset	Description
2	NewDat	R	0	Access New Data
				0: NewDat bit unchanged.
				1: Clear NewDat bit in the message object.
				Note: A read access to a message object can be combined with the reset of the control bits IntPdn and NewDat. The values of these bits that are transferred to the CANIFnMCTL register always reflect the status before resetting these bits.
1	DataA	R	0	Access Data Byte 0 to 3
				0: Data bytes 0-3 are unchanged.
				1: Transfer data bytes 0-3 in message object to CANIFnDA1 and CANIFnDA2 .
0	DataB	R	0	Access Data Byte 4 to 7
				0: Data bytes 4-7 unchanged.
				1: Transfer data bytes 4-7 in message object to CANIFnDB1 and CANIFnDB2.

Write-Only CANIFnCMSK Register

CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000 Offset 0x024 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved	1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved				WRNRD	Mask	Arb	Control	reserved	TxRqst	DataA	DataB
Туре	RO	RO	RO	RO	RO	RO	RO	RO	W	W	W	W	RO	W	W	W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description	
31:8	reserved	RO	0x0000	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
7	WRNRD	W	0	Write, Not Read	
				0: Read.	
				1: Write. Transfer data from the message buffer registers to the message object address specified by the CANIFnCRQ register.	
6	Mask	W	0	Access Mask Bits	
				0: Mask bits unchanged.	

1: Transfer IDMask + Dir + MXtd to message object.

Bit/Field	Name	Туре	Reset	Description
5	Arb	W	0	Access Arbitration Bits 0: Arbitration bits unchanged. 1: Transfer ID + Dir + Xtd + MsgVal to message object.
4	Control	W	0	Access Control Bits 0: Control bits unchanged. 1: Transfer control bits to message object.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	TxRqst	W	0	Access Transmission Request Bit 0: TxRqst bit unchanged. 1: Set TxRqst bit Note: If a transmission is requested by programming this TxRqst bit, the parallel TxRqst in the CANIFnMCTL register is ignored.
1	DataA	W	0	Access Data Byte 0 to 3 0: Data bytes 0-3 are unchanged. 1: Transfer data bytes 0-3 (CANIFnDA1 and CANIFnDA2) to message object.
0	DataB	W	0	Access Data Byte 4 to 7 0: Data bytes 4-7 unchanged. 1: Transfer data bytes 4-7 (CANIFnDB1 and CANIFnDB2) to message object.

Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028

Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

Offse	t 0x028	x4004.000 et 0x0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I					rese	rved	1			1	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		î	Ì		i I		1 1	М	l sk	1			r I	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
E	Bit/Field		Nam	ie	Туј	be	Reset	Des	cription							
	31:16 reserved				R	C	0x0000	com	patibility	ould not i with futu cross a re	ire prod	ucts, the	value of	a reserv	•	
	15:0 Msk			R/	N	0xFF	lder	ntifier Ma	sk							
									sponding atch in a	•	•		nessage	object c	annot	

1: The corresponding identifier bit (ID) is used for acceptance filtering.

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the **CANIFnMSK1** register.

CAN IF1 Mask 2 (CANIF1MSK2)

CAN0 base: 0x4004.0000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1					rese	rved	1		1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MXtd	MDir	reserved						1	Msk		•		1	1	'
Туре	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	0	0	0	0	0	1	1	1	1	1	1	1	1
_					_		_	_								
E	Bit/Field		Nam	e	Ту	pe	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0000	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	t. To prov	/ide
											•	ucts, the			,ed bit sh	nould be
								pres	served a	cross a r	ead-moo	dify-write	operatio	on.		
	15		MXt	d	R/	W	0x1	Mas	k Exten	ded Iden	tifier					
								0· T	he exter	ided ider	ntifier hit	(Xtd in t	he CAN	IFnARB	2 registe	er) has
										the acce		•			- 1091010	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
								1: T	he exter	ided ider	ntifier bit	Xtd is u	sed for a	acceptar	ice filteri	na.
																5
	14		MDi	r	R/	W	0x1	Mas	sk Messa	age Direc	ction					
										•		(Dir in t	he CAN	IFnARB	2 registe	er) has
								no e	effect for	accepta	nce filter	ing.				
								1: T	he mess	age dire	ction bit	Dir is u	sed for a	acceptan	ce filterii	ng.
	13		reserv	hav	R	0	0x1	Soft	wara chi	ould not	roly on t	he value	of a res	arvad hit		vide
	15		16361	cu		0	0.1					ucts, the				
												dify-write				
	12:0		Msł	¢	R/	W	0xFF	lder	ntifier Ma	sk						
								0: T	he corre	sponding	a identifi	er bit (ID) in the	message	e object o	cannot
												ce filterin	,	0	,	

1: The corresponding identifier bit (ID) is used for acceptance filtering.

Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000 Offset 0x030 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I				1 1	rese	rved					I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	0	0		-	-	0	0	U	0	0	0	0	U	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•					I	D		•			•	•	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	Bit/Field Name 31:16 reserved					0	0x0000	com	patibility	with futu	ure prod	he value ucts, the lify-write	value of	f a reserv	•	vide hould be
15:0 ID					R/	W	0x00	This	sage Ide bit field ate the m	is used		ID field i	n the C	ANIFnAI	RB2 regi	ster to

Bits 15:0 of the **CANIFnARB1** register are [15:0] of the ID, while bits 12:0 of the **CANIFnARB2** register are [28:16] of the ID.

If an 11-bit ID (Standard Frame) is used, ID[28:18] is used and ID[17:0] is disregarded (bits 15:0 of **CANIFnARB1** and bits 1:0 of **CANIFnARB2**).

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.

CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000 Offset 0x034 Type R/W, reset 0x0000.0000

21																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MsgVal	Xtd	Dir							ID				•	•	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field		Nan	20	т	pe	Reset	Doc	scription							
L			Indi		iy	he	Reset	Des	scription							
	31:16		reser	ved	R	0	0x0000		tware sho						•	
									npatibility served a		•				ed bit sl	nould be
								prov		51000 u 1		any write	operation			
	15		Msg	Val	R	/W	0x0	Mes	ssage Va	lid						
								0: T	he mess	age obje	ect is ign	ored by	the mes	sage har	ndler.	
								1: T	he mess	age obje	ect is cor	nfigured	and will	be consi	dered by	the
								mes	ssage ha	ndler wi	thin the (CAN con	troller.			
									unused n	0						
									alization MsgVal			•				•
									modified							•
								field	ds in the	CANIFn	ARBn re	egisters,	the Xtd	and Dir	bits in t	he
								CA	NIFnARE	32 regist	ter, or the	e DLC bit	s in the	CANIFn	MCTL re	gister.
	14		Xto	b	R	/W	0x0	Exte	ended Id	entifier						
								0: T	he 11-bit	Standa	rd Identi	fier will b	e used f	or this m	essage	object.
								1: T	he 29-bi	t Extend	ed Ident	ifier will b	be used	for this n	nessage	object.
	10		D:	_	-		00									
	13		Di	ľ	R	Ŵ	0x0		ssage Dii							
									Receive.							
									ssage ob ching ide							
									ransmit.			0				
									a data fra							

as a data frame. On reception of a remote frame with matching ider TxRqst bit of this message object is set (if RmtEn=1).

Bit/Field	Name	Туре	Reset	Description
12:0	ID	R/W	0x0	Message Identifier
				This bit field is used with the ID field in the CANIFnARB2 register to create the message identifier.
				Bits 15:0 of the CANIFnARB1 register are [15:0] of the ID, while bits 12:0 of the CANIFnARB2 register are [28:16] of the ID.

If an 11-bit ID (Standard Frame) is used, ID[28:18] is used and ID[17:0] is disregarded (bits 15:0 of **CANIFnARB1** and bits 1:0 of **CANIFnARB2**).

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000

Offset 0x038 Type R/W, reset 0x0000.0000

ijpo	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	l rese	rved		1 1			1 1	· · · · · ·	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB		reserved			DL		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0000	Soft	ware sho	ould not	rely on th	e value	of a res	erved bit	. To prov	ride
								com	patibility	with fut	ure produ	cts, the	value of	a reserv		
								pres	erved ad	cross a l	read-modi	ity-write	operatio	on.		
	15		New	Dat	R/	W	0x0	New	Data							
											been writt			•		•
								-	ct by the 1e CPU.	messa	ge handle	r since i	ine last t	ime this i	nag was	cleared
								•		age har	dler or the	e CPU h	as writte	en new d	ata into t	he data
										-	age object					
	14		Msgl	Lst	R/	W	0x0	Mes	sage Lo	st						
								0 : N CPL		age was	lost since	e the las	st time th	is bit wa	s reset b	y the
										ane har	ndler store	d a new	/ messa	ne into th	nis obiect	twhen
										-	e CPU has			-		
											for messa			the Dir	bit in the	•
								CAN	IIFnARE	32 regis	ter set to () (receiv	/e).			
	13		IntPi	nd	R/	W	0x0	Inter	rupt Per	nding						
								0: T	his mess	age obj	ect is not	the sou	rce of ar	n interrup	ot.	
								iden	tifier in t sage ob	he CAN	ect is the Interrupt ere is not	t (CANI	NT) regi	ster will p	point to the	nis
	12		UMa	isk	R/	W	0x0	Use	Accepta	ince Ma	sk					
								0: M	ask igno	ored.						
								1: U	se mask	(Msk, M	ixtd, and	MDir)	for acce	ptance fil	tering.	

Bit/Field	Name	Туре	Reset	Description
11	TxIE	R/W	0x0	Transmit Interrupt Enable
				0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful transmission of a frame.
				1: The IntPnd bit in the CANIFnMCTL register is set after a successful transmission of a frame.
10	RxIE	R/W	0x0	Receive Interrupt Enable
				0: The IntPnd bit in the CANIFnMCTL register is unchanged after a successful reception of a frame.
				1: The IntPnd bit in the CANIFnMCTL register is set after a successful reception of a frame.
9	RmtEn	R/W	0x0	Remote Enable
				0: At the reception of a remote frame, the TxRqst bit in the CANIFnMCTL register is left unchanged.
				1: At the reception of a remote frame, the TxRqst bit in the CANIFnMCTL register is set.
8	TxRqst	R/W	0x0	Transmit Request
				0: This message object is not waiting for transmission.
				1: The transmission of this message object is requested and is not yet done.
7	EoB	R/W	0x0	End of Buffer
				0: Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer.
				1: Single message object or last message object of a FIFO Buffer.
				This bit is used to concatenate two or more message objects (up to 32) to build a FIFO buffer. For a single message object (thus not belonging to a FIFO buffer), this bit must be set to 1.
6:4	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3:0	DLC	R/W	0x0	Data Length Code
				Value Description
				0x0-0x8 Specifies the number of bytes in the data frame.
				0x9-0xF Defaults to a data frame with 8 bytes.
				The DLC bit in the CANIFnMCTL register of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message.

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040 Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044 Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048 Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN data frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1) CAN0 base: 0x4004.0000 Offset 0x03C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	erved		1				1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			I	1			1 1	Da	ata I		1	ſ		1	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Туј	ре	Reset	Des	cription							
	31:16		reser	ved	R	C	0x0000	com	tware sho npatibility served ac	with fut	ure produ	ucts, the	value of	a reserv	•	
	15:0		Dat	а	R/	W	0x00	Data	а							
									CANIFn							

; CANIFIDB1 data bytes 5 and data bytes 7 and 6.

Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100

Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104

The **CANTXRQ1** and **CANTXRQ2** registers hold the TxRqst bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TxRqst bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a remote frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TxRqst bit of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TxRqst bit of the second 16 message objects.

	t 0x100 RO, reset	t 0x0000	.0000													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		T		1		1 1		erved		1	I				1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1		1		1 1	TxF	Rqst		I	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser	0	0	0	0	0	0	Ū	0	0	U	0	0	U	U	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
							0x0000	com	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	a reserv	•	
	15:0		TxRo	qst	R	0	0x00	Trar	nsmissior	n Reque	st Bits					
								(of a	all messa	ge obje	cts)					
								0: T	he mess	age obje	ect is not	waiting	for trans	mission.		
									he transr e.	nission	of the m	essage c	bject is i	requeste	d and is	not yet

CAN Transmission Request 1 (CANTXRQ1)

CAN0 base: 0x4004.0000

Register 32: CAN New Data 1 (CANNWDA1), offset 0x120

Register 33: CAN New Data 2 (CANNWDA2), offset 0x124

The **CANNWDA1** and **CANNWDA2** registers hold the NewDat bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NewDat bit of a specific message object can be changed by three sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, (2) the message handler state machine after the reception of a data frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NewDat bit of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NewDat bit of the second 16 message objects.

CAN(Offse	I New E) base: 0> t 0x120 RO, rese	(4004.00)		VDA1)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ							rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[Î		I				1 1	Nev	vDat		1	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
В	it/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:16		reserv	ved	R	0	0x0000	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•	
	15:0		New	Dat	R	0	0x00	New	/ Data Bi	ts						
								(of a	all messa	ige objec	cts)					
								obje				tten into er since t		•		-

1: The message handler or the CPU has written new data into the data portion of this message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the IntPnd bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The IntPnd bit of a specific message object can be changed through two sources: (1) the CPU via the **CAN IFn Message Control (CANIFnMCTL)** register, or (2) the message handler state machine after the reception or transmission of a frame.

This field is also encoded in the CAN Interrupt (CANINT) register.

The **CANMSG1INT** register contains the IntPnd bit of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the IntPnd bit of the second 16 message objects.

	t 0x140 RO, rese	t 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			т т	rese	erved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	Î	1 I		1 1	Int	I I Pnd		1	ı ، ، ،		I	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:16		reser	ved	R	0	0x0000	con	tware sho npatibility served ac	with futu	ure produ	ucts, the	value of	a reserv	•	
15:0 IntPnd RO 0x00							Inte	errupt Per	nding Bit	s						
								(of	all messa	ige obje	cts)					
								0: T	his mess	age obje	ect is not	t the sou	rce of ar	n interru	pt.	

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 Offset 0x140

1: This message object is the source of an interrupt.

Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160

Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164

The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MsgVal bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message value of a specific message object can be changed with the CAN IFn Message Control (CANIFnMCTL) register.

The CANMSG1VAL register contains the MsqVal bit of the first 16 message objects in the message RAM; the CANMSG2VAL register contains the MsgVal bit of the second 16 message objects in the message RAM.

> Message Valid Bits (of all message objects)

message handler.

handler.

20

RO

0

4

RO

0

0: This message object is not configured and is ignored by the message

1: This message object is configured and should be considered by the

preserved across a read-modify-write operation.

19

RO

0

3

RO

0

18

RO

0

2

RO

0

17

RO

0

1

RO

0

16

RO

0

0

RO

0

CAN Message 1 Valid (CANMSG1VAL) CAN0 base: 0x4004.0000 Offset 0x160 Type RO, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 MsgVal RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Description Name Туре Reset 31:16 RO 0x0000 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be

RO

0x00

July 25, 2008

15:0

MsgVal

16 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S2412 controller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables in "Functional Description" on page 432 for more information.


A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

16.1 Block Diagram






16.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 16-2 on page 432, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.





A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin or generate an analog-to-digital converter (ADC) trigger.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

 Table 16-1. Comparator 0 Operating Modes

ACCNTL0	Com	parator 0			
ASRCP	VIN-	VIN+	Output	Interrupt	ADC Trigger
00	C0-	C0+	C0o/C1+	yes	yes
01	C0-	C0+	C0o/C1+	yes	yes

ACCNTL0	Com	Comparator 0											
ASRCP	VIN-	VIN+	Output	Interrupt	ADC Trigger								
10	C0-	Vref	C0o/C1+	yes	yes								
11	C0-	reserved	C0o/C1+	yes	yes								

Table 16-2. Comparator 1 Operating Modes

ACCNTL1	Com	Comparator 1												
ASRCP	VIN-	VIN+	Output	Interrupt	ADC Trigger									
00	C1-	C0o/C1+ ^a	n/a	yes	yes									
01	C1-	C0+	n/a	yes	yes									
10	C1-	Vref	n/a	yes	yes									
11	C1-	reserved	n/a	yes	yes									

a. C0o and C1+ signals share a single pin and may only be used as one or the other.

16.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 16-3 on page 433. This is controlled by a single configuration register (**ACREFCTL**). Table 16-3 on page 433 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 16-3. Comparator Internal Reference Structure




Table 16-3. Internal Reference Voltage and ACREFCTL Field Values

ACREFCTL F	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

	legister	Output Reference Voltage Based on VREF Field Value									
EN Bit Value	RNG Bit Value										
EN=1	RNG=0	Total resistance in ladder is 31 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$									
		$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{31}$ $V_{REF} = 0.85 + 0.106 \times VREF$ The range of internal reference in this mode is 0.85-2.448 V.									
		Total resistance in ladder is 23 R. $V_{REF} = AV_{DD} \times \frac{Rv_{REF}}{Rr}$ $V_{REF} = AV_{DD} \times \frac{VREF}{23}$									
		$V_{RBF} = 0.143 \times VREF$ The range of internal reference for this mode is 0-2.152 V.									

16.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

16.4 Register Map

Table 16-4 on page 435 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	436
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	437
0x08	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	438
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	439
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	440
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	441
0x40	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	440
0x44	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	441

Table 16-4. Analog Comparators Register Map

16.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x00 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	r		1				1 1	rese	erved			1		i	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ		1				reser	ved	, , ,			I	1 1	1	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	Bit/FieldNameTypeReset31:2reservedRO0x00							Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.								
	1		IN1		R/W	/1C	0	Cor	nparator	1 Maske	d Interru	upt Statu	IS			
	1 1111							Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.								
	0		INC)	R/W	/1C	0	Cor	nparator	0 Maske	d Interru	upt Statu	IS			
									es the ma ar the per		•	tate of th	nis interru	upt. Writ	e 1 to thi	s bit to

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparators.

Analog Comparator Raw	Interrupt Status	(ACRIS)
-----------------------	------------------	---------

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1		I	, ,	rese	erved		1	1	1	1	1	'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		r	1	1		r	reser	rved	1 1 1		r	1	1	1	IN1	IN0		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
E	Bit/Field		Nan			pe	Reset		Description Software should not rely on the value of a reserved bit. To provide									
	31:2		reser	ved	R	0	0x00	con	tware sho npatibility served ac	with fut	ure prod	ucts, the	value of	f a reser	•			
	1		IN	1	R	0	0	Cor	nparator	1 Interr	upt Statu	IS						
	1 IN1						When set, indicates that an interrupt has been generated by comparator 1.											
	0		INC)	R	0	0	Cor	nparator	0 Interr	upt Statu	IS						
								Whe 0.	en set, ind	dicates	that an ir	nterrupt h	as been	generate	ed by cor	nparator		

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparators.

Base 0x4003.C000 Offset 0x08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1				1 1	rese	erved	I	1	1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'					I	reser	rved		1	•	•	1	•	IN1	INO
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field 31:2		Nam		Type Reset				cription	ould not	rely on tl	he value	of a res	erved bit		vide
						-		com	compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
	1		IN1		R/	W	0	Con	nparator	1 Interru	ipt Enabl	le				
						Whe	en set, ei	nables th	e control	ller interr	upt from	the com	parator ?	l output.		
	0 IN0			R/	W	0	Con	nparator	0 Interru	ipt Enabl	le					
							Whe	When set, enables the controller interrupt from the comparator 0 output.								

July 25, 2008

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

Type	10,00,1030		0.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1	1 1		ı	1	rese	rved	r	ı	I I		1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			rese	erved			EN	RNG	RNG		reserved			VR	l EF		
Туре	RO	RO	RO	RO	RO 0	RO 0	R/W	R/W	RO 0	RO	RO 0	RO	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0	0	
В	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription								
	21.10			und		<u> </u>	0,000	Software should not rely on the value of a reserved bit. To provide									
	31:10		reserv	vea	R	0	0x00					ne value ucts, the			•		
									• •		-	dify-write					
	9		EN	1	R/	W	0	Res	istor Lad	lder Ena	ble						
								The	EN bit s	oecifies v	whether	the resis	tor ladde	er is pow	ered on.	If 0, the	
								resi		er is unp		If 1, the					
												he intern and prog			sumes th	ie least	
	8		RN	G	R/	W	0	Res	istor Lad	lder Ran	ge						
								The	RNG bit	specifies	the ran	ge of the	resistor	ladder.	If 0, the	resistor	
									ler has a stance o		istance	of 31 R.	If 1, the I	resistor la	adder ha	is a total	
	7:4		reserv	ved	R	0	0x00	Soft	ware sh	ould not	rely on t	he value	of a res	erved bit	. To prov	∕ide	
									• •		-	ucts, the dify-write			ved bit sl	nould be	
	3:0		VRE	F	R/	W	0x00	Res	istor Lad	lder Volt	age Ref						
								The	VREF bi	field spe	ecifies th	e resisto	r ladder t	ap that is	passed	through	
									0			oltage co		0			
											•	e availab		•			

16-3 on page 433 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x20 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			, ,	rese	rved	l I		I	1	1	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			T	1	1		reser	ved	1	1		1	1	1	OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
				Name Type reserved RO				Soft com pres	patibility served a	with futu cross a r	ure prod ead-mod	he value ucts, the dify-write	value of	a reserv	•	
	1		OV	AL	R	0	0	Con	nparator	Output \	/alue					
								The	OVAL bi	t specifie	es the cu	urrent out	tput valu	e of the	compara	ator.
0 reserved RO						0	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	a reserv	•		

Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x44

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x24 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ				1			1	rese	rved		1			1		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei																
ſ	15	14	13	12	11 TOEN	10	9 I RCP	8	7 TSLVAL	6	5 I IEN	4 ISLVAL	3	2 I EN	1 CINV	0
Туре	RO	RO	RO	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	RO
Type Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:12		reserv	ved	R	0	0x00	Soft	ware sho	ould not	rely on t	he value	of a res	erved bit	. To prov	/ide
								com	patibility	with fut	ure prod	ucts, the	value of	a reserv	•	
								pres	served ad	cross a r	ead-moo	dify-write	operation	on.		
	11		TOE	N	R/	W	0	Trig	ger Outp	ut Enab	le					
							The TOEN bit enables the ADC event transmission to the A event is suppressed and not sent to the ADC. If 1, the ever									-
									nt is supp smitted t			sent to th	ne ADC.	If 1, the	event is	
	10:9		ASR	CP	R/	W	0x00		log Sour							
												source of dings for				terminal
												anigo ioi			enerre.	
									ue Func							
								0x0			201					
								0x1 0x2		alue of (2000				
								0x2 0x3			ge refere	ence				
								0.0	T T C S C	, vcu						
	8		reserv	ved	R	0	0	Soft	ware sho	ould not	relv on t	he value	of a res	erved hit		/ide
	Ũ		10001			0	Ū	com	patibility	with fut	ure prod	ucts, the	value of	a reserv		
								pres	served a	cross a r	ead-moo	dify-write	operatio	on.		
	7		TSLV	/AL	R/	W	0	Trig	ger Sens	se Level	Value					
								The	TSLVAL	bit spec	cifies the	sense v	alue of t	he input	that gen	erates
												se mode w. Other	,		0	
									e compa				wise, di		chi is ye	

Bit/Field	Name	Туре	Reset	Description
6:5	TSEN	R/W	0x0	Trigger Sense
				The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see TSLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
4	ISLVAL	R/W	0	Interrupt Sense Level Value
				The ISLVAL bit specifies the sense value of the input that generates an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

17 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] PWM module consists of one PWM generator block and a control block. The PWM generator block contains one timer (16-bit down or up/down counter), two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

The PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation block is managed by the output control block before being passed to the device pins.

The Stellaris[®] PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver.

17.1 Block Diagram

Figure 17-1 on page 443 provides the Stellaris[®] PWM module unit diagram and Figure 17-2 on page 444 provides a more detailed diagram of a Stellaris[®] PWM generator. The LM3S2412 controller contains one generator block (PWM0) and generates two independent PWM signals or one paired PWM signal with dead-band delays inserted.




Figure 17-1. PWM Unit Diagram




Figure 17-2. PWM Module Block Diagram

17.2 Functional Description

17.2.1 PWM Timer


The timer runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

17.2.2 **PWM Comparators**


There are two comparators in the PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 17-3 on page 445 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 17-4 on page 445 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.









17.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match

A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 17-5 on page 446 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.




Figure 17-5. PWM Generation Example In Count-Up/Down Mode


In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

17.2.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 17-6 on page 446 shows the effect of the dead-band generator on an input PWM signal.

Figure 17-6. PWM Dead-Band Generator



17.2.5 Interrupt/ADC-Trigger Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt or an ADC trigger. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. Additionally, the same event, a different event, the same set of events, or a different set of events can be selected as a source for an ADC trigger; when any of these selected events occur, an ADC trigger pulse is generated. The selection of events allows the interrupt or ADC trigger to occur at a specific position within the PWM signal. Note that interrupts and ADC triggers are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

17.2.6 Synchronization Methods

There is a global reset capability that can reset the counter of the PWM generator.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values.

17.2.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

17.2.8 Output Control Block

With the PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

17.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register.
- 4. Configure the **Run-Mode Clock Configuration (RCC)** register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 5. Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x0000.0000.
 - Write the **PWM0GENA** register with a value of 0x0000.008C.
 - Write the **PWM0GENB** register with a value of 0x0000.080C.
- 6. Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the Load field in the **PWM0LOAD** register to the requested period minus one.
 - Write the **PWM0LOAD** register with a value of 0x0000.018F.
- 7. Set the pulse width of the PWM0 pin for a 25% duty cycle.
 - Write the **PWM0CMPA** register with a value of 0x0000.012B.
- 8. Set the pulse width of the PWM1 pin for a 75% duty cycle.
 - Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 9. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000.0001.
- **10.** Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x0000.0003.

17.4 Register Map

Table 17-1 on page 449 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000.

Table 17-1. PWM Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	PWMCTL	R/W	0x0000.0000	PWM Master Control	450
0x004	PWMSYNC	R/W	0x0000.0000	PWM Time Base Sync	451
0x008	PWMENABLE	R/W	0x0000.0000	PWM Output Enable	452
0x00C	PWMINVERT	R/W	0x0000.0000	PWM Output Inversion	453
0x010	PWMFAULT	R/W	0x0000.0000	PWM Output Fault	454
0x014	PWMINTEN	R/W	0x0000.0000	PWM Interrupt Enable	455
0x018	PWMRIS	RO	0x0000.0000	PWM Raw Interrupt Status	456
0x01C	PWMISC	R/W1C	0x0000.0000	PWM Interrupt Status and Clear	457
0x020	PWMSTATUS	RO	0x0000.0000	PWM Status	458
0x040	PWM0CTL	R/W	0x0000.0000	PWM0 Control	459
0x044	PWM0INTEN	R/W	0x0000.0000	PWM0 Interrupt and Trigger Enable	461
0x048	PWM0RIS	RO	0x0000.0000	PWM0 Raw Interrupt Status	463
0x04C	PWM0ISC	R/W1C	0x0000.0000	PWM0 Interrupt Status and Clear	464
0x050	PWM0LOAD	R/W	0x0000.0000	PWM0 Load	465
0x054	PWM0COUNT	RO	0x0000.0000	PWM0 Counter	466
0x058	PWM0CMPA	R/W	0x0000.0000	PWM0 Compare A	467
0x05C	PWM0CMPB	R/W	0x0000.0000	PWM0 Compare B	468
0x060	PWM0GENA	R/W	0x0000.0000	PWM0 Generator A Control	469
0x064	PWM0GENB	R/W	0x0000.0000	PWM0 Generator B Control	472
0x068	PWM0DBCTL	R/W	0x0000.0000	PWM0 Dead-Band Control	475
0x06C	PWM0DBRISE	R/W	0x0000.0000	PWM0 Dead-Band Rising-Edge Delay	476
0x070	PWM0DBFALL	R/W	0x0000.0000	PWM0 Dead-Band Falling-Edge-Delay	477

17.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.

PWM Master Control (PWMCTL)

Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation block.

Offse	0x4002.8 t 0x000 R/W, rese		00.000	,												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1	r			1	rese	rved	1	T	1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	•				reserved		•	'	•				GlobalSync0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	patibility	with fut	ure prod	the value lucts, the dify-write	value of	f a reserv	•	wide hould be
	0		GlobalS	Sync0	R/	W	0	Upd	ate PWI	/ Gener	ator 0					
								Sett	ing this I	oit cause	es any q	ueued up	date to	a load o	r compa	rator

Setting this bit causes any queued update to a load or comparator register in PWM generator 0 to be applied the next time the corresponding counter becomes zero. This bit automatically clears when the updates have completed; it cannot be cleared by software.

Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000 Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved					1		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1				1	reserved						I	1	Sync0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nam	ie	Ту	ре	Reset	Des	cription							
	31:1		reserv	ved	R	0	0x00	com	patibility	with futu	ure produ	he value ucts, the dify-write	value of	f a reserv	•	
	0		Sync	:0	R/	W	0	Res	et Gener	ator 0 C	ounter					
								Perf	orms a r	eset of t	he PWM	generat	or 0 cou	inter.		

Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

PWM Output Enable (PWMENABLE)

Base 0x4002.8000 Offset 0x008 Type R/W, reset 0x0000.0000 31 30 28 27 26 25 24 22 21 20 19 17 16 29 23 18 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 PWM1Fr PWM0Fn reserved Туре RO R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:2 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PWM1En R/W 0 PWM1 Output Enable When set, allows the generated PWM1 signal to be passed to the device pin. 0 PWM0En **PWM0** Output Enable R/W 0 When set, allows the generated PWM0 signal to be passed to the device pin.

Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the PWM generator are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

31 30 25 29 28 27 26 24 23 22 21 20 19 18 17 16 reserved Туре RO 0 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 1 PWM1Inv PWM0Inv reserved Туре RO R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 0x00 Software should not rely on the value of a reserved bit. To provide 31:2 reserved RO compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 1 PWM1Inv R/W 0 Invert PWM1 Signal When set, the generated PWM1 signal is inverted. 0 PWM0Inv R/W 0 Invert PWM0 Signal When set, the generated PWM0 signal is inverted.

PWM Output Inversion (PWMINVERT)

Base 0x4002.8000

Offset 0x00C Type R/W, reset 0x0000.0000

Register 5: PWM Output Fault (PWMFAULT), offset 0x010

This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault inputs and debug events are considered fault conditions. On a fault condition, each PWM signal can be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control occurs before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

PW	M Outp	ut Faulf	t (PWMI	AULT)												
Offse	0x4002.8 t 0x010 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[I		r í		r r	rese	rved			î.) I	ì	i -	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1				reser					1	1	1	Fault1	Fault0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field 31:2		Nam		RO RO RO 0 0 0 Type Reset RO 0x00			cription ware sho	auld not	roly on t	ho valuo	of a roc	onvod bit	t To prov	vido	
	51.2		lesen	veu	N.		0,000	com	patibility served ac	with futu	ure prod	ucts, the	value of	f a reserv	•	
	1		Faul	t1	R/	N	0	PWI	M1 Fault							
								Whe	en set, th	e pwm1	output s	ignal is c	lriven Lo	ow on a f	ault cond	lition.
	0		Faul	tO	R/	N	0	PWI	M0 Fault							
								Whe	en set, th	е римо	output s	ignal is d	lriven Lo	w on a f	ault cond	lition.

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generator.

PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000 Offset 0x014 Type R/W, reset 0x0000.0000

7 1	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1	1	reserved		1	1	1	1	1	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	1	1	1	reserved		I	1	1	1	1	I	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:17		Name Type reserved RO		Reset 0x00	Softv com pres	patibility erved a	with fut cross a r	ure proc read-mo	the value lucts, the dify-write	value o	f a reserv	•	vide hould be		
	16		IntFa	ault	R	Ŵ	0			pt Enabl n interru		s when t	he fault	input is a	isserted	
	15:1		reser	ved	R	0	0x00	com	patibility	with fut	ure proc	the value lucts, the dify-write	value o	f a reserv	•	vide hould be
	0		IntPV	VM0	R	/W	0	PW	/10 Inter	rupt Ena	ble					
								Whe	n set, a	n interru	ot occur	s when th	e PWM	generato	or 0 bloc	k asserts

When set, an interrupt occurs when the PWM generator 0 block asserts an interrupt.

Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 457). The PWM generator interrupts simply reflect the status of the PWM generator; they are cleared via the interrupt status register in the PWM generator block. Bits set to 1 indicate the events that are active; zero bits indicate that the event in question is not active.

PWM Raw Interrupt Status (PWMRIS)

Base 0x4002.8000 Offset 0x018 Type RO, reset 0x0000.0000

.,,,,,,	,			00	07	00	05	0.4	00	00	04	00	10	40	47	10
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reserved								IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1 1			1	1	reserved			r	1	1	1	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:17		Nam reserv		Ty R		Reset 0x00	Soft				the value lucts, the				
	16		IntFa	ult	R	0	0	pres Faul	erved ad	cross a r pt Asser	ead-mo ted	dify-write	operatio			
	15:1		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	the value lucts, the dify-write	value of	a reserv		
	0		IntPW	'M0	R	0	0	PW	A0 Interr	upt Asse	erted					
								Indic	ates that	at the PV	VM gene	erator 0 b	lock is a	isserting	its inter	rupt.

July 25, 2008

Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the PWM generator block. A bit set to 1 indicates that the generator block is asserting an interrupt. The individual interrupt status registers must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					reserved				1	1	1	1	IntFault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Redet	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1					reserved				1	1	1	1	IntPWM0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Bit/Field 31:17		Nam	ved	Ty R	0	Reset 0x00	Soft com pres	patibility erved ad	with futu cross a r	ure prod ead-mo	he value ucts, the dify-write	value of	f a reserv	•	vide hould be
	16		IntFa	ult	R/M	/1C	0			pt Asseri at the fau		is asserti	ng an in	terrupt.		
	15:1		reserv	ved	R	0	0x00	com	patibility	with futu	ure prod	he value ucts, the dify-write	value of	f a reserv	•	vide hould be
	0		IntPW	′M0	R	0	0	PW	10 Interi	upt Stat	us					
								Indic	ates if t	he PWM	genera	tor 0 bloc	ck is ass	erting an	interrup	ot.

PWM Interrupt Status and Clear (PWMISC)

Base 0x4002.8000

Offset 0x01C Type R/W1C, reset 0x0000.0000

Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the ${\tt FAULT}\;$ input signal.

Base Offse	V Statu 0x4002.8 t 0x020 RO, rese	3000	MSTATU	JS)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1	1	r r r		1 1	rese	rved	Ì		î.	1 1 1		Î	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	ì	i i		1 1	reserved		r	r	r	1 1 1		i	Fault
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B	8it/Field		Nan	ne	Тур	be	Reset	Des	cription							
	31:1		reserv	ved	R	C	0x00	com	patibility	with futu	ure prod	ucts, the	of a rese value of operatio	a reserv	•	
	0		Fau	ılt	R	C	0	Fau	lt Interru	pt Status	6					
								Whe	en set, ir	dicates	the fault	input is	asserted.			

Register 10: PWM0 Control (PWM0CTL), offset 0x040

This register configures the PWM signal generation block. The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via this register. The block produces the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs.

PWM0 Control (PWM0CTL)

Base Offset	VIO Con 0x4002.8 t 0x040 R/W, rese	000	VMOCT	L)												
,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ	- I		1				1 1	rese	rved		1 1				1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2 Dahur	1	0
Туре	RO	RO	RO	RO	rese RO	RO	RO	RO	RO	RO	R/W	CmpAUpd R/W	LoadUpd R/W	Debug R/W	Mode R/W	Enable R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
В	it/Field		Nam	ne	Ту	ре	Reset	Des	cription							
	31:6		reserv	ved	R	0	0x00	com	patibility	with fut	rely on tl ure produ read-mod	ucts, the	value of	a reserv	•	
	5 CmpBUpd R/W 0 Comparator B U									B Upda	te Mode					
	Same as CmpAUpd but for									out for the	e compa	rator B re	egister.			
	4		CmpA	Upd	R/	W	0	Con	nparator	A Upda	te Mode					
	Same as c								e registe When s counter is	er are re et, upda s 0 after	flected to ates to the a synchro	the come registe	nparator f r are del odate has	the next ayed un been re	time the til the ne quested	counter ext time through
	3		Loadl	Jpd	R/	W	0	Loa	d Registe	er Upda	te Mode					
								regi: set, is 0	ster are r updates after a s	eflected to the re ynchron	or the load I to the co egister an ous upda /MCTL) r	ounter the re delaye ate has b	e next tim ed until th	ne the co ne next t	unter is ime the	0. When counter
	2		Debu	ug	R/	W	0	Deb	ug Mode	9						
								stop	s running	g when i	counter ir t next rea node. Wi	ches 0, a	and conti	nues run	ining aga	ain when
	1		Mod	le	R/	W	0	Cou	nter Moo	de						
								the l mod	oad valu le). Whe	ie to 0 ai n set, th	unter. Wh nd then w e counte repeats (/raps ba/ r counts	ck to the up from	load val 0 to the	ue (Cou	nt-Down

Bit/Field	Name	Туре	Reset	Description
0	Enable	R/W	0	PWM Block Enable
				Master enable for the PWM generation block. When not set, the entire block is disabled and not clocked. When set, the block is enabled and produces PWM signals.

Register 11: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044

This register controls the interrupt and ADC trigger generation capabilities of the PWM generator. The events that can cause an interrupt or an ADC trigger are:

- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt, or an ADC trigger; though no determination can be made as to the actual event that caused an ADC trigger if more than one is specified.

PWM0 Interrupt and Trigger Enable (PWM0INTEN)

Base 0x4002 8000

Offse	0x4002.8 t 0x044 R/W, rese		0.0000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
			1	1			1	rese	rved	1	1			1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Reset																			
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
l	reser			TrCmpBU				TrCntZero						IntCmpAU					
Type Reset	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
В	it/Field		Nan	ne	Ту	ре	Reset	Des	Description										
31:14			reserved		R	0	0x00	com	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.						•				
13			TrCmp	oBD	R/W 0			Whe	en 1, a ti	Counter= rigger pu B value a	lse is ou	tput whe	n the co			e			
	12		TrCm	оBU	R/W		0	Trig	Trigger for Counter=Comparator B Up										
								When 1, a trigger pulse is output when the counter matche comparator B value and the counter is counting up.						atches th	e				
	11		TrCm	DAD	R/	W	0	Trig	Trigger for Counter=Comparator A Down										
									-	rigger pu A value a		•				e			
	10		TrCm	DAC	J R/W			Trig	Trigger for Counter=Comparator A Up										
									-	rigger pu A value a		•			tches th	e			

Bit/Field	Name	Туре	Reset	Description
9	TrCntLoad	R/W	0	Trigger for Counter=Load
				When 1, a trigger pulse is output when the counter matches the PWMnLOAD register.
8	TrCntZero	R/W	0	Trigger for Counter=0
				When 1, a trigger pulse is output when the counter is 0.
7:6	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	IntCmpBD	R/W	0	Interrupt for Counter=Comparator B Down
				When 1, an interrupt occurs when the counter matches the comparator B value and the counter is counting down.
4	IntCmpBU	R/W	0	Interrupt for Counter=Comparator B Up
				When 1, an interrupt occurs when the counter matches the comparator B value and the counter is counting up.
3	IntCmpAD	R/W	0	Interrupt for Counter=Comparator A Down
				When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting down.
2	IntCmpAU	R/W	0	Interrupt for Counter=Comparator A Up
				When 1, an interrupt occurs when the counter matches the comparator A value and the counter is counting up.
1	IntCntLoad	R/W	0	Interrupt for Counter=Load
				When 1, an interrupt occurs when the counter matches the PWMnLOAD register.
0	IntCntZero	R/W	0	Interrupt for Counter=0
				When 1, an interrupt occurs when the counter is 0.

Register 12: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred.

PWM0 Raw Interrupt Status (PWM0RIS)

Base Offse	0x4002.8 t 0x048 RO, reset	000	.0000	us (1 VVI	MOINO)											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ		1		ı ı			rese	rved		1	1		1		
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	'				reser	rved					IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	U	0	U	0	0	0	U	U	U	U	U	U	0	U	U
E	Bit/Field		Nam	ne	Тур	ре	Reset	Des	cription							
	31:6		reserv	ved	R	C	0x00	com	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.							
	5		IntCm	oBD	R	С	0	Corr	parator	B Down	Interrup	t Status				
									cates than ting dov		unter has	s matche	ed the co	mparato	r B value	e while
	4		IntCm	οBU	R	С	0	Corr	parator	B Up In	terrupt St	tatus				
									cates tha nting up.	t the co	unter has	s matche	ed the co	mparato	r B value	e while
	3		IntCm	DAD	R	С	0	Corr	parator	A Down	Interrup	t Status				
									cates tha nting dov		unter has	s matche	ed the co	mparato	r A value	e while
	2		IntCm	DAU	R	С	0	Corr	parator	A Up In	terrupt St	tatus				
				·					cates tha nting up.	t the co	unter has	s matche	ed the co	mparato	r A value	e while
	1		IntCntL	oad	R	С	0	Cou	nter=Loa	ad Interr	upt Statu	IS				
								India	cates tha	t the co	unter has	s matche	ed the P\	VMnLO/	AD regis	ter.
	0		IntCnt	Zero	R	С	0	Cou	nter=0 Ir	nterrupt	Status					
								Indic	cates tha	t the co	unter has	s matche	ed 0.			

Register 13: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)

Base 0x4002.8000

Offset 0x04C Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	ľ		1			i i	r r	rese	rved		1		1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	1	reserved									IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZero			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0			
B	Bit/Field Name Type Reset									Description									
	31:6		reserv	/ed	R	0	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
	5		IntCmp	oBD	R/W1C		0	Con	Comparator B Down Interrupt										
									cates tha nting dow		unter has	s matche	ed the co	mparato	r B value	e while			
	4		IntCmp	ъBU	R/W	V1C	0	Con	parator	B Up In	terrupt								
									cates tha nting up.	t the co	unter has	s matche	ed the co	mparato	r B value	e while			
	3		IntCmp	DAD	R/W	V1C	0	Con	Comparator A Down Interrupt										
									Indicates that the counter has matched the comparate counting down.						r A value	e while			
	2		IntCmp	DAU	R/W	V1C	0	Con	parator .	A Up In	terrupt								
									cates tha nting up.	t the co	unter has	s matche	ed the co	mparato	r A value	e while			
	1		IntCntL	oad	R/W	V1C	0	Cou	nter=Loa	d Interr	upt								
								Indie	Indicates that the counter has matched the PWMnLOAD register.										
	0		IntCntZ	Zero	R/W	V1C	0	Cou	nter=0 In	terrupt									
								Indicates that the counter has matched 0.											

Register 14: PWM0 Load (PWM0LOAD), offset 0x050

This register contains the load value for the PWM counter. Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero.

If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 450). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)

Offse	0x4002.8 t 0x050 R/W, rese		0.0000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	ĩ		Ì) î		i i	rese	erved	i	Ì	Ì	í I	r	Í	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
															1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nam	ıe	Туј	ре	Reset	Des	Description								
	31:16		reserv	RO 0x00		0x00	com	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit shoup preserved across a read-modify-write operation.									
	15:0		Load		R/W		0	Cou	Counter Load Value								
							The counter load value.										

Register 15: PWM0 Counter (PWM0COUNT), offset 0x054

This register contains the current value of the PWM counter. When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the PWMnGENA/PWMnGENB registers, see page 469 and page 472) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register, see page 461). A pulse with the same capabilities is generated when this value is zero.

PWM0 Counter (PWM0COUNT)

Base 0x4002.8000 Offset 0x054 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		1			rese	erved	ſ		1		1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	I		1 1	1	1 1	Co	ount	1	1	1	ı L			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field Name Typ						Reset	Des	Description								
	31:16		reserved F		R	0	0x00	com	Software should not rely on the value of a reserv compatibility with future products, the value of a preserved across a read-modify-write operation.					a reserv	•		
	15:0		Count		RO 0x00		0x00	Cou	inter Valu	Je							
								The	current	value of	the cour	nter.					

July 25, 2008

Register 16: PWM0 Compare A (PWM0CMPA), offset 0x058

This register contains a value to be compared against the counter . When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 465), then no pulse is ever output.


If the comparator A update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 450). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

Base Offse	M0 Cor 0x4002.3 et 0x058 R/W, res	8000	A (PWN	IOCMPA	4)												
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
[T	1	1			1 1	rese	rved		ı	1	1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
E	Bit/Field		Nar	ne	Туре		Reset	Des	cription								
	31:16		reserved			RO 0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should l preserved across a read-modify-write operation.									
	15:0		CompA			R/W 0x00		Comparator A Value									
								The	value to	be com	pared a	gainst th	e counte	r.			

Register 17: PWM0 Compare B (PWM0CMPB), offset 0x05C

This register contains a value to be compared against the counter. When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, no pulse is ever output.

If the comparator B update mode is immediate (based on the CmpBUpd bit in the **PWMnCTL** register), this 16-bit CompB value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 450). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.



PWM0 Compare B (PWM0CMPB)

Register 18: PWM0 Generator A Control (PWM0GENA), offset 0x060

This register controls the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENA** register controls generation of the **PWM0A** signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

Base Offse	0x4002.8 t 0x060 R/W, rese	8000	0.0000			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1	1	ı ı	rese	rved	1	1	1	r 1		1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	n		erved		ActC	I mpBD	ActCn	ιpBU	ActC	I mpAD	ActCi	I mpAU	Actl	l ₋oad	Act	I Zero
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	Bit/Field 31:12		Name Type reserved RO		Reset 0x00 0x0	Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation. Action for Comparator B Down										
	11:10		ActCmpBD R/W			The action to be taken when the counter matches compar- counting down. The table below defines the effect of the event on the outp										
								Val	ue Desc	ription						
								0x	0 Do n	othing.						
								0x	1 Inver	t the out	put sign	al.				
								0x	2 Set t	he outpu	it signal	to 0.				

PWM0 Generator A Control (PWM0GENA)

0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register (see page 459) is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
1:0	ActZero	R/W	0x0	Action for Counter=0 The action to be taken when the counter is zero.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Register 19: PWM0 Generator B Control (PWM0GENB), offset 0x064

This register controls the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.

The **PWM0GENB** register controls generation of the **PWM0B** signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

PVVI	wu Gen	erator	B Contr		NUGEN	в)										
Offse	0x4002.8 et 0x064 R/W, rese		0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			I		i I	1	1 1	rese	rved	1	1	T		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved ActCmp		1 mpBD	ActCn	npBU	ActC	I mpAD	ActC	i mpAU	Act	l Load	Act	i Zero			
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field Name		ne	Ту	pe	Reset	Description									
	31:12		reser	ved	R	RO 0x00			patibility	with fut	ure prod	he value ucts, the dify-write	value of	f a reserv	•	
	11:10		ActCm	pBD	R	W	0x0	Action for Comparator B Down								
									action to		en when	the cour	iter mate	ches con	nparator	B while
							The	table be	low defi	nes the	effect of t	he even	it on the	output si	gnal.	
								Valu	ue Desc	ription						
								0x	0 Don	othing.						
								0x	1 Inver	t the out	put sign	al.				
								0x	2 Set t	he outpu	it signal	to 0.				

PWM0 Generator B Control (PWM0GENB)

0x2 Set the output signal to 0.

0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
9:8	ActCmpBU	R/W	0x0	Action for Comparator B Up
				The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
7:6	ActCmpAD	R/W	0x0	Action for Comparator A Down
				The action to be taken when the counter matches comparator A while counting down.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
5:4	ActCmpAU	R/W	0x0	Action for Comparator A Up
				The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.
3:2	ActLoad	R/W	0x0	Action for Counter=Load
				The action to be taken when the counter matches the load value.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Bit/Field	Name	Туре	Reset	Description
1:0	ActZero	R/W	0x0	Action for Counter=0
				The action to be taken when the counter is 0.
				The table below defines the effect of the event on the output signal.
				Value Description
				0x0 Do nothing.
				0x1 Invert the output signal.
				0x2 Set the output signal to 0.
				0x3 Set the output signal to 1.

Register 20: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled and inverting the resulting waveform, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 476), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 477).

PWM0 Dead-Band Control (PWM0DBCTL)

Enable

R/W

0

Base 0x4002.8000

0

Offset 0x068 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 I	rese	erved		r	1		T	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	•				reserved	· ·			•		•		Enable
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	cription							
	31:1		reser	ved	R	0	0x00	com	ware sho patibility served ac	with fut	ure prod	ucts, the	value of	f a reserv	•	

Dead-Band Generator Enable

When set, the dead-band generator inserts dead bands into the output signals; when clear, it simply passes the PWM signals through.

Base 0x4002.8000

Register 21: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

	t 0x06C R/W, res	et 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	1	r	1 1	rese	rved	I	r	1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	rved	1		r	r 1		ı ı	I Risel	i Delay	1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
E	Bit/Field		Nan	ne	Ту	ре	Reset	Des	scription							
	31:12		reserved		R	0	0x00	con	Software should not rely on th compatibility with future produ preserved across a read-mod			ucts, the	value of	a reserv	•	
	11:0		RiseD	elay	R/	W	0			Rise Del						
								The	number	of clock	ticks to	delay the	e rising e	edge.		

Register 22: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay.


PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Base 0x4002.8000 Offset 0x070 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 13 12 10 9 7 6 3 2 0 14 11 8 5 4 1 reserved FallDelay RO RO RO RO R/W Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:12 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 11:0 R/W 0x00 Dead-Band Fall Delay FallDelay The number of clock ticks to delay the falling edge.

18 Pin Diagram

The LM3S2412 microcontroller pin diagrams are shown below.

Figure 18-1. 100-Pin LQFP Package Pin Diagram






Figure 18-2. 108-Ball BGA Package Pin Diagram (Top View)

LM3S2412

19 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 19-1 on page 480 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 19-2 on page 484 lists the signals in alphabetical order by signal name.

Table 19-3 on page 488 groups the signals by functionality, except for GPIOs. Table 19-4 on page 490 lists the GPIO pins and their alternate functionality.

19.1 100-Pin LQFP Package Pin Tables

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	ADC0	I	Analog	Analog-to-digital converter input 0.
2	ADC1	I	Analog	Analog-to-digital converter input 1.
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	ADC2	I	Analog	Analog-to-digital converter input 2.
6	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PD0	I/O	TTL	GPIO port D bit 0
-	CANORx	I	TTL	CAN module 0 receive
11	PD1	I/O	TTL	GPIO port D bit 1
-	CANOTx	0	TTL	CAN module 0 transmit
12	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
13	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 19-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
14	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
15	GND	-	Power	Ground reference for logic and I/O pins.
16	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
17	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
18	PG1	I/O	TTL	GPIO port G bit 1
19	PGO	I/O	TTL	GPIO port G bit 0
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
22	PC7	I/O	TTL	GPIO port C bit 7
23	PC6	I/O	TTL	GPIO port C bit 6
	CCP3	I/O	TTL	Capture/Compare/PWM 3
24	PC5	I/O	TTL	GPIO port C bit 5
	C1+	1	Analog	Analog comparator positive input
25	PC4	I/O	TTL	GPIO port C bit 4
26	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
27	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
28	PA2	I/O	TTL	GPIO port A bit 2
	SSIOClk	I/O	TTL	SSI module 0 clock
29	PA3	I/O	TTL	GPIO port A bit 3
	SSIOFss	I/O	TTL	SSI module 0 frame
30	PA4	I/O	TTL	GPIO port A bit 4
	SSIORx	1	TTL	SSI module 0 receive
31	PA5	I/O	TTL	GPIO port A bit 5
	SSIOTx	0	TTL	SSI module 0 transmit
32	VDD	-	Power	Positive supply for I/O and some logic.
33	GND	-	Power	Ground reference for logic and I/O pins.
34	PA6	I/O	TTL	GPIO port A bit 6
	CCP1	I/O	TTL	Capture/Compare/PWM 1
35	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
36	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
37	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
38	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
39	GND	-	Power	Ground reference for logic and I/O pins.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
40	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
41	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
42	PF7	I/O	TTL	GPIO port F bit 7
43	PF6	I/O	TTL	GPIO port F bit 6
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	PF5	I/O	TTL	GPIO port F bit 5
47	PF0	I/O	TTL	GPIO port F bit 0
-	PWM0	0	TTL	PWM 0
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
49	OSC1	0	Analog	Main oscillator crystal output.
50	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
51	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
52	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
53	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
54	GND	-	Power	Ground reference for logic and I/O pins.
55	VDD	-	Power	Positive supply for I/O and some logic.
56	VDD	-	Power	Positive supply for I/O and some logic.
57	GND	-	Power	Ground reference for logic and I/O pins.
58	PF4	I/O	TTL	GPIO port F bit 4
59	PF3	I/O	TTL	GPIO port F bit 3
60	PF2	I/O	TTL	GPIO port F bit 2
61	PF1	I/O	TTL	GPIO port F bit 1
-	PWM1	0	TTL	PWM 1
62	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
63	GND	-	Power	Ground reference for logic and I/O pins.
64	RST	I	TTL	System reset input.
65	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
66	PB0	I/O	TTL	GPIO port B bit 0
ľ	CCP0	I/O	TTL	Capture/Compare/PWM 0
67	PB1	I/O	TTL	GPIO port B bit 1
	CCP2	I/O	TTL	Capture/Compare/PWM 2
68	VDD	-	Power	Positive supply for I/O and some logic.
69	GND	-	Power	Ground reference for logic and I/O pins.
70	PB2	I/O	TTL	GPIO port B bit 2
ľ	I2C0SCL	I/O	OD	I2C module 0 clock

Pin Number	Pin Name	Pin Type	Buffer Type	Description
71	PB3	I/O	TTL	GPIO port B bit 3
	I2C0SDA	I/O	OD	I2C module 0 data
72	PEO	I/O	TTL	GPIO port E bit 0
73	PE1	I/O	TTL	GPIO port E bit 1
74	PE2	I/O	TTL	GPIO port E bit 2
75	PE3	I/O	TTL	GPIO port E bit 3
76	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
77	PC3	I/O	TTL	GPIO port C bit 3
	TDO	0	TTL	JTAG TDO and SWO
	SWO	0	TTL	JTAG TDO and SWO
78	PC2	I/O	TTL	GPIO port C bit 2
	TDI	I	TTL	JTAG TDI
79	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
80	PC0	I/O	TTL	GPIO port C bit 0
	TCK	1	TTL	JTAG/SWD CLK
	SWCLK	1	TTL	JTAG/SWD CLK
81	VDD	-	Power	Positive supply for I/O and some logic.
82	GND	-	Power	Ground reference for logic and I/O pins.
83	PH3	I/O	TTL	GPIO port H bit 3
84	PH2	I/O	TTL	GPIO port H bit 2
85	PH1	I/O	TTL	GPIO port H bit 1
86	PH0	I/O	TTL	GPIO port H bit 0
87	GND	-	Power	Ground reference for logic and I/O pins.
88	VDD25	-	Power	Positive supply for most of the logic function including the processor core and most peripherals.
89	PB7	I/O	TTL	GPIO port B bit 7
	TRST	1	TTL	JTAG TRSTn
90	PB6	I/O	TTL	GPIO port B bit 6
	C0+	1	Analog	Analog comparator 0 positive input
91	PB5	I/O	TTL	GPIO port B bit 5
	C1-	1	Analog	Analog comparator 1 negative input
92	PB4	I/O	TTL	GPIO port B bit 4
	C0-		Analog	Analog comparator 0 negative input
93	VDD	-	Power	Positive supply for I/O and some logic.
94	GND	-	Power	Ground reference for logic and I/O pins.
95	PD4	I/O	TTL	GPIO port D bit 4
96	PD5	I/O	TTL	GPIO port D bit 5

Pin Number	Pin Name	Pin Type	Buffer Type	Description
97	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
98	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
99	PD6	I/O	TTL	GPIO port D bit 6
	Fault	I	TTL	PWM Fault
100	PD7	I/O	TTL	GPIO port D bit 7
	COo	0	TTL	Analog comparator 0 output

Table 19-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC0	1	I	Analog	Analog-to-digital converter input 0.
ADC1	2	I	Analog	Analog-to-digital converter input 1.
ADC2	5	I	Analog	Analog-to-digital converter input 2.
C0+	90	I	Analog	Analog comparator 0 positive input
C0-	92	I	Analog	Analog comparator 0 negative input
COo	100	0	TTL	Analog comparator 0 output
C1+	24	I	Analog	Analog comparator positive input
C1-	91	I	Analog	Analog comparator 1 negative input
CANORx	10	I	TTL	CAN module 0 receive
CANOTx	11	0	TTL	CAN module 0 transmit
CCP0	66	I/O	TTL	Capture/Compare/PWM 0
CCP1	34	I/O	TTL	Capture/Compare/PWM 1
CCP2	67	I/O	TTL	Capture/Compare/PWM 2
CCP3	23	I/O	TTL	Capture/Compare/PWM 3
CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
Fault	99	I	TTL	PWM Fault
GND	9	-	Power	Ground reference for logic and I/O pins.
GND	15	-	Power	Ground reference for logic and I/O pins.
GND	21	-	Power	Ground reference for logic and I/O pins.
GND	33	-	Power	Ground reference for logic and I/O pins.
GND	39	-	Power	Ground reference for logic and I/O pins.
GND	45	-	Power	Ground reference for logic and I/O pins.
GND	54	-	Power	Ground reference for logic and I/O pins.
GND	57	-	Power	Ground reference for logic and I/O pins.
GND	63	-	Power	Ground reference for logic and I/O pins.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
GND	69	-	Power	Ground reference for logic and I/O pins.
GND	82	-	Power	Ground reference for logic and I/O pins.
GND	87	-	Power	Ground reference for logic and I/O pins.
GND	94	-	Power	Ground reference for logic and I/O pins.
GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
I2C0SCL	70	I/O	OD	I2C module 0 clock
I2C0SDA	71	I/O	OD	I2C module 0 data
LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
NC	6	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	16	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	17	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	35	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	36	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	37	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	40	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	41	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	50	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	51	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	52	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	53	-	-	No connect. Leave the pin electrically unconnected/isolated.
OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	0	Analog	Main oscillator crystal output.
PAO	26	I/O	TTL	GPIO port A bit 0
PA1	27	I/O	TTL	GPIO port A bit 1

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PA2	28	I/O	TTL	GPIO port A bit 2
PA3	29	I/O	TTL	GPIO port A bit 3
PA4	30	I/O	TTL	GPIO port A bit 4
PA5	31	I/O	TTL	GPIO port A bit 5
РАб	34	I/O	TTL	GPIO port A bit 6
PBO	66	I/O	TTL	GPIO port B bit 0
PB1	67	I/O	TTL	GPIO port B bit 1
PB2	70	I/O	TTL	GPIO port B bit 2
PB3	71	I/O	TTL	GPIO port B bit 3
PB4	92	I/O	TTL	GPIO port B bit 4
PB5	91	I/O	TTL	GPIO port B bit 5
PB6	90	I/O	TTL	GPIO port B bit 6
PB7	89	I/O	TTL	GPIO port B bit 7
PCO	80	I/O	TTL	GPIO port C bit 0
PC1	79	I/O	TTL	GPIO port C bit 1
PC2	78	I/O	TTL	GPIO port C bit 2
PC3	77	I/O	TTL	GPIO port C bit 3
PC4	25	I/O	TTL	GPIO port C bit 4
PC5	24	I/O	TTL	GPIO port C bit 5
PC6	23	I/O	TTL	GPIO port C bit 6
PC7	22	I/O	TTL	GPIO port C bit 7
PDO	10	I/O	TTL	GPIO port D bit 0
PD1	11	I/O	TTL	GPIO port D bit 1
PD2	12	I/O	TTL	GPIO port D bit 2
PD3	13	I/O	TTL	GPIO port D bit 3
PD4	95	I/O	TTL	GPIO port D bit 4
PD5	96	I/O	TTL	GPIO port D bit 5
PD6	99	I/O	TTL	GPIO port D bit 6
PD7	100	I/O	TTL	GPIO port D bit 7
PEO	72	I/O	TTL	GPIO port E bit 0
PE1	73	I/O	TTL	GPIO port E bit 1
PE2	74	I/O	TTL	GPIO port E bit 2
PE3	75	I/O	TTL	GPIO port E bit 3
PFO	47	I/O	TTL	GPIO port F bit 0
PF1	61	I/O	TTL	GPIO port F bit 1
PF2	60	I/O	TTL	GPIO port F bit 2
PF3	59	I/O	TTL	GPIO port F bit 3
PF4	58	I/O	TTL	GPIO port F bit 4
PF5	46	I/O	TTL	GPIO port F bit 5
PF6	43	I/O	TTL	GPIO port F bit 6
PF7	42	I/O	TTL	GPIO port F bit 7
PG0	19	I/O	TTL	GPIO port G bit 0

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PG1	18	I/O	TTL	GPIO port G bit 1
PHO	86	I/O	TTL	GPIO port H bit 0
PH1	85	I/O	TTL	GPIO port H bit 1
PH2	84	I/O	TTL	GPIO port H bit 2
PH3	83	I/O	TTL	GPIO port H bit 3
PWMO	47	0	TTL	PWM 0
PWM1	61	0	TTL	PWM 1
RST	64	I	TTL	System reset input.
SSIOClk	28	I/O	TTL	SSI module 0 clock
SSIOFss	29	I/O	TTL	SSI module 0 frame
SSIORx	30	I	TTL	SSI module 0 receive
SSIOTx	31	0	TTL	SSI module 0 transmit
SWCLK	80	I	TTL	JTAG/SWD CLK
SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
SWO	77	0	TTL	JTAG TDO and SWO
ТСК	80	I	TTL	JTAG/SWD CLK
TDI	78	I	TTL	JTAG TDI
TDO	77	0	TTL	JTAG TDO and SWO
TMS	79	I/O	TTL	JTAG TMS and SWDIO
TRST	89	I	TTL	JTAG TRSTn
UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
U0Tx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
VDD	8	-	Power	Positive supply for I/O and some logic.
VDD	20	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.
VDD	44	-	Power	Positive supply for I/O and some logic.
VDD	55	-	Power	Positive supply for I/O and some logic.
VDD	56	-	Power	Positive supply for I/O and some logic.
VDD	68	-	Power	Positive supply for I/O and some logic.
VDD	81	-	Power	Positive supply for I/O and some logic.
VDD	93	-	Power	Positive supply for I/O and some logic.
VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.

Table 19-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC	ADC0	1	I	Analog	Analog-to-digital converter input 0.
	ADC1	2	I	Analog	Analog-to-digital converter input 1.
	ADC2	5	I	Analog	Analog-to-digital converter input 2.
Analog	C0+	90	I	Analog	Analog comparator 0 positive input
Comparators	C0-	92	I	Analog	Analog comparator 0 negative input
	C0o	100	0	TTL	Analog comparator 0 output
	C1+	24	I	Analog	Analog comparator positive input
	C1-	91	I	Analog	Analog comparator 1 negative input
Controller Area	CANORx	10	I	TTL	CAN module 0 receive
Network	CANOTx	11	0	TTL	CAN module 0 transmit
General-Purpose	CCP0	66	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	34	I/O	TTL	Capture/Compare/PWM 1
	CCP2	67	I/O	TTL	Capture/Compare/PWM 2
	CCP3	23	I/O	TTL	Capture/Compare/PWM 3
12C	I2C0SCL	70	I/O	OD	I2C module 0 clock
	I2C0SDA	71	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	80	I	TTL	JTAG/SWD CLK
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
	SWO	77	0	TTL	JTAG TDO and SWO
	TCK	80	I	TTL	JTAG/SWD CLK
	TDI	78	I	TTL	JTAG TDI
	TDO	77	0	TTL	JTAG TDO and SWO
	TMS	79	I/O	TTL	JTAG TMS and SWDIO
PWM	Fault	99	I	TTL	PWM Fault
	PWM0	47	0	TTL	PWM 0
	PWM1	61	0	TTL	PWM 1
Power	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
	GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. The ground reference for the analog circuits (ADC,
	GNDA	51		Tower	Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VDD	8	-	Power	Positive supply for I/O and some logic.
	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
	VDD	55	-	Power	Positive supply for I/O and some logic.
	VDD	56	-	Power	Positive supply for I/O and some logic.
	VDD	68	-	Power	Positive supply for I/O and some logic.
	VDD	81	-	Power	Positive supply for I/O and some logic.
	VDD	93	-	Power	Positive supply for I/O and some logic.
	VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
					contained on VDD from affecting the analog functions.
SSI	SSI0Clk	28	I/O	TTL	SSI module 0 clock
	SSIOFss	29	I/O	TTL	SSI module 0 frame
	SSIORx	30	I	TTL	SSI module 0 receive
	SSIOTx	31	0	TTL	SSI module 0 transmit
System Control & Clocks	CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	49	0	Analog	Main oscillator crystal output.
	RST	64	I	TTL	System reset input.
	TRST	89	I	TTL	JTAG TRSTn
UART	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 19-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	26	UORx	
PA1	27	UOTx	
PA2	28	SSIOClk	
PA3	29	SSIOFss	
PA4	30	SSIORx	
PA5	31	SSIOTx	
PA6	34	CCP1	
PB0	66	CCP0	
PB1	67	CCP2	
PB2	70	I2C0SCL	
PB3	71	I2C0SDA	
PB4	92	C0-	
PB5	91	C1-	
PB6	90	C0+	
PB7	89	TRST	
PCO	80	TCK	SWCLK
PC1	79	TMS	SWDIO
PC2	78	TDI	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PC3	77	TDO	SWO
PC4	25		
PC5	24	C1+	
PC6	23	CCP3	
PC7	22		
PDO	10	CANORx	
PD1	11	CANOTx	
PD2	12	UlRx	
PD3	13	UlTx	
PD4	95		
PD5	96		
PD6	99	Fault	
PD7	100	COo	
PEO	72		
PE1	73		
PE2	74		
PE3	75		
PF0	47	PWM0	
PF1	61	PWM1	
PF2	60		
PF3	59		
PF4	58		
PF5	46		
PF6	43		
PF7	42		
PG0	19		
PG1	18		
PHO	86		
PH1	85		
PH2	84		
PH3	83		

19.2 108-Pin BGA Package Pin Tables

Table 19-5. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
A1	ADC1	I	Analog	Analog-to-digital converter input 1.
A2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A3	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
A4	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
A5	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
A6	PB4	I/O	TTL	GPIO port B bit 4
	C0-	I	Analog	Analog comparator 0 negative input
A7	PB6	I/O	TTL	GPIO port B bit 6
	C0+	I	Analog	Analog comparator 0 positive input
A8	PB7	I/O	TTL	GPIO port B bit 7
	TRST	I	TTL	JTAG TRSTn
A9	PC0	I/O	TTL	GPIO port C bit 0
	TCK	I	TTL	JTAG/SWD CLK
	SWCLK	1	TTL	JTAG/SWD CLK
A10	PC3	I/O	TTL	GPIO port C bit 3
	TDO	0	TTL	JTAG TDO and SWO
	SWO	0	TTL	JTAG TDO and SWO
A11	PEO	I/O	TTL	GPIO port E bit 0
A12	PE3	I/O	TTL	GPIO port E bit 3
B1	ADC0	I	Analog	Analog-to-digital converter input 0.
B2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
В3	ADC2	1	Analog	Analog-to-digital converter input 2.
B4	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
B5	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
B6	GND	-	Power	Ground reference for logic and I/O pins.
B7	PB5	I/O	TTL	GPIO port B bit 5
	C1-	I	Analog	Analog comparator 1 negative input
B8	PC2	I/O	TTL	GPIO port C bit 2
	TDI	I	TTL	JTAG TDI
B9	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
B10	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
B11	PE2	I/O	TTL	GPIO port E bit 2
B12	PE1	I/O	TTL	GPIO port E bit 1
C1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
C2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
C3	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
C4	GND	-	Power	Ground reference for logic and I/O pins.
C5	GND	-	Power	Ground reference for logic and I/O pins.
C6	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
C7	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
C8	PH1	I/O	TTL	GPIO port H bit 1
C9	PH0	I/O	TTL	GPIO port H bit 0
C10	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
C11	PB2	I/O	TTL	GPIO port B bit 2
	I2C0SCL	I/O	OD	I2C module 0 clock
C12	PB3	I/O	TTL	GPIO port B bit 3
	I2C0SDA	I/O	OD	I2C module 0 data
D1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
D2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
D3	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
D10	PH3	I/O	TTL	GPIO port H bit 3
D11	PH2	I/O	TTL	GPIO port H bit 2
D12	PB1	I/O	TTL	GPIO port B bit 1
	CCP2	I/O	TTL	Capture/Compare/PWM 2
E1	PD4	I/O	TTL	GPIO port D bit 4
E2	PD5	I/O	TTL	GPIO port D bit 5
E3	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
E10	VDD33	-	Power	Positive supply for I/O and some logic.
E11	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
E12	PB0	I/O	TTL	GPIO port B bit 0
	CCP0	I/O	TTL	Capture/Compare/PWM 0
F1	PD7	I/O	TTL	GPIO port D bit 7
	C00	0	TTL	Analog comparator 0 output

Pin Number	Pin Name	Pin Type	Buffer Type	Description
F2	PD6	I/O	TTL	GPIO port D bit 6
	Fault	I	TTL	PWM Fault
F3	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
F10	GND	-	Power	Ground reference for logic and I/O pins.
F11	GND	-	Power	Ground reference for logic and I/O pins.
F12	GND	-	Power	Ground reference for logic and I/O pins.
G1	PDO	I/O	TTL	GPIO port D bit 0
	CANORx	I	TTL	CAN module 0 receive
G2	PD1	I/O	TTL	GPIO port D bit 1
	CANOTx	0	TTL	CAN module 0 transmit
G3	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
G10	VDD33	-	Power	Positive supply for I/O and some logic.
G11	VDD33	-	Power	Positive supply for I/O and some logic.
G12	VDD33	-	Power	Positive supply for I/O and some logic.
H1	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode. this signal has IrDA modulation.
H2	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
H3	GND	-	Power	Ground reference for logic and I/O pins.
H10	VDD33	-	Power	Positive supply for I/O and some logic.
H11	RST	I	TTL	System reset input.
H12	PF1	I/O	TTL	GPIO port F bit 1
	PWM1	0	TTL	PWM 1
J1	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
J2	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
J3	GND	-	Power	Ground reference for logic and I/O pins.
J10	GND	-	Power	Ground reference for logic and I/O pins.
J11	PF2	I/O	TTL	GPIO port F bit 2
J12	PF3	I/O	TTL	GPIO port F bit 3
K1	PG0	I/O	TTL	GPIO port G bit 0
K2	PG1	I/O	TTL	GPIO port G bit 1
K3	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
K4	PF7	I/O	TTL	GPIO port F bit 7
K5	GND	-	Power	Ground reference for logic and I/O pins.
K6	GND	-	Power	Ground reference for logic and I/O pins.
K7	VDD33	-	Power	Positive supply for I/O and some logic.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
K8	VDD33	-	Power	Positive supply for I/O and some logic.
K9	VDD33	-	Power	Positive supply for I/O and some logic.
K10	GND	-	Power	Ground reference for logic and I/O pins.
K11	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
K12	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
L1	PC4	I/O	TTL	GPIO port C bit 4
L2	PC7	I/O	TTL	GPIO port C bit 7
L3	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
L4	PA3	I/O	TTL	GPIO port A bit 3
	SSIOFss	I/O	TTL	SSI module 0 frame
L5	PA4	I/O	TTL	GPIO port A bit 4
	SSIORx	I	TTL	SSI module 0 receive
L6	PA6	I/O	TTL	GPIO port A bit 6
	CCP1	I/O	TTL	Capture/Compare/PWM 1
L7	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
L8	PF5	I/O	TTL	GPIO port F bit 5
L9	PF4	I/O	TTL	GPIO port F bit 4
L10	GND	-	Power	Ground reference for logic and I/O pins.
L11	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
L12	VDD	-	Power	Positive supply for I/O and some logic.
M1	PC5	I/O	TTL	GPIO port C bit 5
	C1+	I	Analog	Analog comparator positive input
M2	PC6	I/O	TTL	GPIO port C bit 6
	CCP3	I/O	TTL	Capture/Compare/PWM 3
M3	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode. this signal has IrDA modulation.
M4	PA2	I/O	TTL	GPIO port A bit 2
	SSIOClk	I/O	TTL	SSI module 0 clock
M5	PA5	I/O	TTL	GPIO port A bit 5
	SSIOTx	0	TTL	SSI module 0 transmit
M6	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
M7	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
M8	PF6	I/O	TTL	GPIO port F bit 6
M9	PF0	I/O	TTL	GPIO port F bit 0
	PWMO	0	TTL	PWM 0

Pin Number	Pin Name	Pin Type	Buffer Type	Description
M10	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.
M11	OSC1	0	Analog	Main oscillator crystal output.
M12	NC	-	-	No connect. Leave the pin electrically unconnected/isolated.

Table 19-6. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC0	B1	I	Analog	Analog-to-digital converter input 0.
ADC1	A1	I	Analog Analog-to-digital converter input 1.	
ADC2	B3	I	Analog	Analog-to-digital converter input 2.
C0+	A7	I	Analog	Analog comparator 0 positive input
C0-	A6	I	Analog	Analog comparator 0 negative input
COo	F1	0	TTL	Analog comparator 0 output
C1+	M1	I	Analog	Analog comparator positive input
C1-	B7	I	Analog	Analog comparator 1 negative input
CANORx	G1	I	TTL	CAN module 0 receive
CANOTx	G2	0	TTL	CAN module 0 transmit
CCP0	E12	I/O	TTL	Capture/Compare/PWM 0
CCP1	L6	I/O	TTL	Capture/Compare/PWM 1
CCP2	D12	I/O	TTL	Capture/Compare/PWM 2
CCP3	M2	I/O	TTL	Capture/Compare/PWM 3
CMOD0	E11	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
CMOD1	B10	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
Fault	F2	I	TTL	PWM Fault
GND	C4	-	Power	Ground reference for logic and I/O pins.
GND	C5	-	Power	Ground reference for logic and I/O pins.
GND	H3	-	Power	Ground reference for logic and I/O pins.
GND	J3	-	Power	Ground reference for logic and I/O pins.
GND	K5	-	Power	Ground reference for logic and I/O pins.
GND	K6	-	Power	Ground reference for logic and I/O pins.
GND	L10	-	Power	Ground reference for logic and I/O pins.
GND	K10	-	Power	Ground reference for logic and I/O pins.
GND	J10	-	Power	Ground reference for logic and I/O pins.
GND	F10	-	Power	Ground reference for logic and I/O pins.
GND	F11	-	Power	Ground reference for logic and I/O pins.
GND	B6	-	Power	Ground reference for logic and I/O pins.
GND	F12	-	Power	Ground reference for logic and I/O pins.
GNDA	B5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
GNDA	A5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
I2C0SCL	C11	I/O	OD	I2C module 0 clock
I2C0SDA	C12	I/O	OD	I2C module 0 data
LDO	E3	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
NC	B2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A3	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	B4	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	A4	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	M12	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	M6	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	D1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	D2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	C2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	C1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	J1	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	J2	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	K3	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	M7	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	L7	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	C10	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	M10	-	-	No connect. Leave the pin electrically unconnected/isolated.
NC	K11	-	-	No connect. Leave the pin electrically unconnected/isolated.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
NC	K12	-	-	No connect. Leave the pin electrically unconnected/isolated.
OSC0	L11	Ι	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	M11	0	Analog	Main oscillator crystal output.
PAO	L3	I/O	TTL	GPIO port A bit 0
PA1	M3	I/O	TTL	GPIO port A bit 1
PA2	M4	I/O	TTL	GPIO port A bit 2
PA3	L4	I/O	TTL	GPIO port A bit 3
PA4	L5	I/O	TTL	GPIO port A bit 4
PA5	M5	I/O	TTL	GPIO port A bit 5
PA6	L6	I/O	TTL	GPIO port A bit 6
PB0	E12	I/O	TTL	GPIO port B bit 0
PB1	D12	I/O	TTL	GPIO port B bit 1
PB2	C11	I/O	TTL	GPIO port B bit 2
PB3	C12	I/O	TTL	GPIO port B bit 3
PB4	A6	I/O	TTL	GPIO port B bit 4
PB5	B7	I/O	TTL	GPIO port B bit 5
PB6	A7	I/O	TTL	GPIO port B bit 6
PB7	A8	I/O	TTL	GPIO port B bit 7
PC0	A9	I/O	TTL	GPIO port C bit 0
PC1	B9	I/O	TTL	GPIO port C bit 1
PC2	B8	I/O	TTL	GPIO port C bit 2
PC3	A10	I/O	TTL	GPIO port C bit 3
PC4	L1	I/O	TTL	GPIO port C bit 4
PC5	M1	I/O	TTL	GPIO port C bit 5
PC6	M2	I/O	TTL	GPIO port C bit 6
PC7	L2	I/O	TTL	GPIO port C bit 7
PD0	G1	I/O	TTL	GPIO port D bit 0
PD1	G2	I/O	TTL	GPIO port D bit 1
PD2	H2	I/O	TTL	GPIO port D bit 2
PD3	H1	I/O	TTL	GPIO port D bit 3
PD4	E1	I/O	TTL	GPIO port D bit 4
PD5	E2	I/O	TTL	GPIO port D bit 5
PD6	F2	I/O	TTL	GPIO port D bit 6
PD7	F1	I/O	TTL	GPIO port D bit 7
PEO	A11	I/O	TTL	GPIO port E bit 0
PE1	B12	I/O	TTL	GPIO port E bit 1
PE2	B11	I/O	TTL	GPIO port E bit 2
PE3	A12	I/O	TTL	GPIO port E bit 3
PF0	M9	I/O	TTL	GPIO port F bit 0
PF1	H12	I/O	TTL	GPIO port F bit 1
PF2	J11	I/O	TTL	GPIO port F bit 2

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PF3	J12	I/O	TTL	GPIO port F bit 3
PF4	L9	I/O	TTL	GPIO port F bit 4
PF5	L8	I/O	TTL	GPIO port F bit 5
PF6	M8	I/O	TTL	GPIO port F bit 6
PF7	K4	I/O	TTL	GPIO port F bit 7
PGO	K1	I/O	TTL	GPIO port G bit 0
PG1	K2	I/O	TTL	GPIO port G bit 1
PHO	C9	I/O	TTL	GPIO port H bit 0
PH1	C8	I/O	TTL	GPIO port H bit 1
PH2	D11	I/O	TTL	GPIO port H bit 2
PH3	D10	I/O	TTL	GPIO port H bit 3
PWM0	M9	0	TTL	PWM 0
PWM1	H12	0	TTL	PWM 1
RST	H11	I	TTL	System reset input.
SSIOClk	M4	I/O	TTL	SSI module 0 clock
SSIOFss	L4	I/O	TTL	SSI module 0 frame
SSIORx	L5	I	TTL	SSI module 0 receive
SSIOTx	M5	0	TTL	SSI module 0 transmit
SWCLK	A9	I	TTL	JTAG/SWD CLK
SWDIO	B9	I/O	TTL	JTAG TMS and SWDIO
SWO	A10	0	TTL	JTAG TDO and SWO
TCK	A9	I	TTL	JTAG/SWD CLK
TDI	B8	I	TTL	JTAG TDI
TDO	A10	0	TTL	JTAG TDO and SWO
TMS	B9	I/O	TTL	JTAG TMS and SWDIO
TRST	A8	I	TTL	JTAG TRSTn
UORx	L3	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
UOTx	M3	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
UlRx	H2	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	H1	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
VDD	L12	-	Power	Positive supply for I/O and some logic.
VDD25	C3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	D3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	F3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VDD25	G3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD33	K7	-	Power	Positive supply for I/O and some logic.
VDD33	G12	-	Power	Positive supply for I/O and some logic.
VDD33	K8	-	Power	Positive supply for I/O and some logic.
VDD33	К9	-	Power	Positive supply for I/O and some logic.
VDD33	H10	-	Power	Positive supply for I/O and some logic.
VDD33	G10	-	Power	Positive supply for I/O and some logic.
VDD33	E10	-	Power	Positive supply for I/O and some logic.
VDD33	G11	-	Power	Positive supply for I/O and some logic.
VDDA	C6	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	C7	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC	ADC0	B1	I	Analog	Analog-to-digital converter input 0.
	ADC1	A1	I	Analog	Analog-to-digital converter input 1.
	ADC2	B3	I	Analog	Analog-to-digital converter input 2.
Analog	C0+	A7	I	Analog	Analog comparator 0 positive input
Comparators	C0-	A6	I	Analog	Analog comparator 0 negative input
	C0o	F1	0	TTL	Analog comparator 0 output
	C1+	M1	I	Analog	Analog comparator positive input
	C1-	B7	I	Analog	Analog comparator 1 negative input
Controller Area	CANORx	G1	I	TTL	CAN module 0 receive
Network	CANOTx	G2	0	TTL	CAN module 0 transmit
General-Purpose	CCP0	E12	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	L6	I/O	TTL	Capture/Compare/PWM 1
	CCP2	D12	I/O	TTL	Capture/Compare/PWM 2
	CCP3	M2	I/O	TTL	Capture/Compare/PWM 3
12C	I2C0SCL	C11	I/O	OD	I2C module 0 clock
	I2C0SDA	C12	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	A9	I	TTL	JTAG/SWD CLK
	SWDIO	В9	I/O	TTL	JTAG TMS and SWDIO
	SWO	A10	0	TTL	JTAG TDO and SWO
	TCK	A9	I	TTL	JTAG/SWD CLK
	TDI	B8	I	TTL	JTAG TDI

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description	
	TDO	A10	0	TTL	JTAG TDO and SWO	
	TMS	B9	I/O	TTL	JTAG TMS and SWDIO	
PWM	Fault F2 I TTL P		PWM Fault			
	PWM0	M9	0	TTL	PWM 0	
	PWM1	H12	0	TTL	PWM 1	
Power	GND	C4	-	Power	Ground reference for logic and I/O pins.	
	GND	C5	-	Power	Ground reference for logic and I/O pins.	
	GND	H3	-	Power	Ground reference for logic and I/O pins.	
	GND	J3	-	Power	Ground reference for logic and I/O pins.	
	GND	K5	-	Power	Ground reference for logic and I/O pins.	
	GND	K6	-	Power	Ground reference for logic and I/O pins.	
	GND	L10	-	Power	Ground reference for logic and I/O pins.	
	GND	K10	-	Power	Ground reference for logic and I/O pins.	
	GND	J10	-	Power	Ground reference for logic and I/O pins.	
	GND	F10	-	Power	Ground reference for logic and I/O pins.	
	GND	F11	-	Power	Ground reference for logic and I/O pins.	
	GND	B6	-	Power	Ground reference for logic and I/O pins.	
	GND	F12	-	Power	Ground reference for logic and I/O pins.	
	GNDA	B5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.	
	GNDA	A5	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.	
	LDO	E3	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. The LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).	
	VDD	L12	-	Power	Positive supply for I/O and some logic.	
	VDD25	C3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
	VDD25	D3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
	VDD25	F3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
	VDD25	G3	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.	
	VDD33	K7	-	Power	Positive supply for I/O and some logic.	
	VDD33	G12	-	Power	Positive supply for I/O and some logic.	
	VDD33	K8	-	Power	Positive supply for I/O and some logic.	
	VDD33	K9	-	Power	Positive supply for I/O and some logic.	
		Positive supply for I/O and some logic.				
VDD33 G10 - Power Positive supply for I/O and		Positive supply for I/O and some logic.				

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	VDD33	E10	-	Power	Positive supply for I/O and some logic.
	VDD33	G11	-	Power	Positive supply for I/O and some logic.
	VDDA	C6	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA C7 -		-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
SSI	SSIOClk	M4	I/O	TTL	SSI module 0 clock
	SSIOFss	L4	I/O	TTL	SSI module 0 frame
	SSIORx	L5	I	TTL	SSI module 0 receive
	SSIOTx	M5	0	TTL	SSI module 0 transmit
System Control & Clocks	CMOD0	E11	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	B10	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	L11	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	M11	0	Analog	Main oscillator crystal output.
	RST	H11	I	TTL	System reset input.
	TRST	A8	I	TTL	JTAG TRSTn
UART	UORx	L3	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	M3	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlRx	H2	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	H1	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

Table 19-8. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function	
PAO	L3	UORx		
PA1	M3	UOTx		
PA2	M4	SSIOClk		
PA3	L4	SSIOFss		
PA4	L5	SSIORx		
PA5	M5	SSIOTx		
PA6	L6	CCP1		
PBO	E12	CCP0		
PB1	D12	CCP2		
PB2	C11	I2C0SCL		

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function	
PB3	C12	I2C0SDA		
PB4	A6	C0-		
PB5	B7	C1-		
PB6	A7	C0+		
PB7	A8	TRST		
PC0	A9	TCK	SWCLK	
PC1	B9	TMS	SWDIO	
PC2	B8	TDI		
PC3	A10	TDO	SWO	
PC4	L1			
PC5	M1	C1+		
PC6	M2	CCP3		
PC7	L2			
PDO	G1	CANORx		
PD1	G2	CANOTx		
PD2	H2	UlRx		
PD3	H1	UlTx		
PD4	E1			
PD5	E2			
PD6	F2	Fault		
PD7	F1	COo		
PEO	A11			
PE1	B12			
PE2	B11			
PE3	A12			
PF0	M9	PWM0		
PF1	H12	PWM1		
PF2	J11			
PF3	J12			
PF4	L9			
PF5	L8			
PF6	M8			
PF7	K4			
PGO	K1			
PG1	K2			
PHO	C9			
PH1	C8			
PH2	D11			
PH3	D10			

20 Operating Characteristics

Table 20-1. Temperature Characteristics

Characteristic ^a	Symbol	Value	Unit
Industrial operating temperature range	T _A	-40 to +85	°C
Extended operating temperature range	T _A	-40 to +105	°C

a. Maximum storage temperature is 150°C.

Table 20-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ_{JA}	34	°C/W
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \cdot \Theta_{JA})$	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

21 Electrical Characteristics

21.1 DC Characteristics

21.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 21-1.	. Maximum	Ratings
-------------	-----------	---------

Characteristic	Symbol	Va	lue	Unit
ŭ		Min	Max	
I/O supply voltage (V _{DD})	V _{DD}	0	4	V
Core supply voltage (V _{DD25})	V _{DD25}	0	3	V
Analog supply voltage (V _{DDA})	V _{DDA}	0	4	V
Input voltage	V _{IN}	-0.3	5.5	V
Maximum current per output pins	I	-	25	mA

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

21.1.2 Recommended DC Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{DD}	I/O supply voltage	3.0	3.3	3.6	V
V _{DD25}	Core supply voltage	2.25	2.5	2.75	V
V _{DDA}	Analog supply voltage	3.0	3.3	3.6	V
V _{IH}	High-level input voltage	2.0	-	5.0	V
V _{IL}	Low-level input voltage	-0.3	-	1.3	V
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V
V _{OH} ^a	High-level output voltage	2.4	-	-	V
V _{OL} a	Low-level output voltage	-	-	0.4	V

Parameter	Parameter Name	Min	Nom	Max	Unit
I _{ОН}	High-level source current, V _{OH} =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	e 4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I _{OL}	Low-level sink current, V _{OL} =0.4 V				·
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	e 4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

a. V_{OL} and V_{OH} shift to 1.2 V when using high-current GPIOs.

21.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 21-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	2.5	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

21.1.4 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- V_{DD25} = 2.50 V
- V_{DDA} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

Parameter	Parameter Name	Conditions		/ _{DD} , V _{DDA} , DDPHY	2.5	V V _{DD25}	Unit
			Nom	Max	Nom	Max	
I _{DD_RUN}	Run mode 1 (Flash	V _{DD25} = 2.50 V	3	pending ^a	64	pending ^a	mA
	loop)	Code= while(1){} executed in Flash					
		Peripherals = All ON					
		System Clock = 25 MHz (with PLL)					
	Run mode 2 (Flash	V _{DD25} = 2.50 V	0	pending ^a	33	pending ^a	mA
	loop)	Code= while(1){} executed in Flash					
		Peripherals = All OFF					
		System Clock = 25 MHz (with PLL)					
	Run mode 1 (SRAM	V _{DD25} = 2.50 V	3	pending ^a	57	pending ^a	mA
	loop)	Code= while(1){} executed in SRAM					
		Peripherals = All ON					
		System Clock = 25 MHz (with PLL)					
	Run mode 2 (SRAM	V _{DD25} = 2.50 V	0	pending ^a	27	pending ^a	mA
	loop)	Code= while(1){} executed in SRAM					
		Peripherals = All OFF					
		System Clock = 25 MHz (with PLL)					
I _{DD_SLEEP}	Sleep mode	V _{DD25} = 2.50 V	0	pending ^a	12	pending ^a	mA
		Peripherals = All OFF					
		System Clock = 25 MHz (with PLL)					
IDD_DEEPSLEEP	Deep-Sleep mode	LDO = 2.25 V	0.14	pending ^a	0.18	pending ^a	mA
		Peripherals = All OFF					
		System Clock = IOSC30KHZ/64					

Table 21-4. Detailed Power Specifications

a. Pending characterization completion.

21.1.5 Flash Memory Characteristics

Table 21-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of 85°C (industrial) or 105°C (extended)	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

21.2 AC Characteristics

21.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 21-1. Load Conditions



21.2.2 Clocks

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	400	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 21-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{IOSC}	Internal 12 MHz oscillator frequency	8.4	12	15.6	MHz
f _{IOSC30KHZ}	Internal 30 KHz oscillator frequency	21	30	39	KHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode) ^a	0	-	25	MHz
f _{system_clock}	System clock	0	-	25	MHz

a. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.

Table 21-8. Crystal Characteristics

Parameter Name		Value				
Frequency	8	6	4	3.5	MHz	
Frequency tolerance	±50	±50	±50	±50	ppm	
Aging	±5	±5	±5	±5	ppm/yr	
Oscillation mode	Parallel	Parallel	Parallel	Parallel	-	

Parameter Name		Units			
Temperature stability (-40°C to 85°C)	±25	±25	±25	±25	ppm
Temperature stability (-40°C to 105°C)	±25	±25	±25	±25	ppm
Motional capacitance (typ)	27.8	37.0	55.6	63.5	pF
Motional inductance (typ)	14.3	19.1	28.6	32.7	mH
Equivalent series resistance (max)	120	160	200	220	Ω
Shunt capacitance (max)	10	10	10	10	pF
Load capacitance (typ)	16	16	16	16	pF
Drive level (typ)	100	100	100	100	μW

21.2.3 Analog-to-Digital Converter

Table 21-9. ADC Characteristics^a

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{ADCIN}	Maximum single-ended, full-scale analog input voltage	-	-	3.0	V
	Minimum single-ended, full-scale analog input voltage	-	-	0	V
	Maximum differential, full-scale analog input voltage	-	-	1.5	V
	Minimum differential, full-scale analog input voltage	-	-	-1.5	V
C _{ADCIN}	Equivalent input capacitance	-	1	-	pF
Ν	Resolution	-	10	-	bits
f _{ADC}	ADC internal clock frequency	3.5	4	4.5	MHz
t _{ADCCONV}	Conversion time	-	-	16	t _{ADC} cycles ^b
f _{ADCCONV}	Conversion rate	219	250	281	k samples/s
INL	Integral nonlinearity	-	-	±1	LSB
DNL	Differential nonlinearity	-	-	±1	LSB
OFF	Offset	-	-	±1	LSB
GAIN	Gain	-	-	±1	LSB

a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band gap circuit.

b. $t_{ADC} = 1/f_{ADC \ clock}$

21.2.4 Analog Comparator

Table 21-10. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{os}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 21-11. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
R _{HR}	Resolution high range	-	V _{DD} /32	-	LSB
R _{LR}	Resolution low range	-	V _{DD} /24	-	LSB

Parameter	Parameter Name	Min	Nom	Мах	Unit
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

21.2.5 I²C


Table 21-12. I²C Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	<code>I2CSCL/I2CSDA</code> rise time (V _{IL} =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
l4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	<code>I2CSCL/I2CSDA</code> fall time (V _{IH} =2.4 V to V $_{IL}$ =0.5 V)	-	9	10	ns
I6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
18 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
19 ^a	t _{scs}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

- b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.
- c. Specified at a nominal 50 pF load.

Figure 21-2. I²C Timing




21.2.6 Synchronous Serial Interface (SSI)

Table 21-13. SSI Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIC1k cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	1/2	-	t clk_per
S3	t _{clk_low}	SSIClk low time	-	1/2	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns

Figure 21-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement











21.2.7 JTAG and Boundary Scan

Table 21-14. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f _{TCK}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns
J4	t _{тск_нідн}	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO DVZ}		4-mA drive		7	9	ns
_		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Figure 21-6. JTAG Test Clock Input Timing




Figure 21-7. JTAG Test Access Port (TAP) Timing





Figure 21-8. JTAG TRST Timing



21.2.8 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

Parameter	Parameter Name	Condition	Min	Nom	Мах	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

Table 21-15. GPIO Characteristics


21.2.9 Reset

Table 21-16. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	6	-	11	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	0	-	1	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	0	-	1	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)	-	-	100	ms
R11	T _{MIN}	Minimum RST pulse width	2	-	-	μs

a. 20 * t _{MOSC_per}

Figure 21-9. External Reset Timing (RST)








Figure 21-11. Brown-Out Reset Timing




Figure 21-12. Software Reset Timing






Figure 21-13. Watchdog Reset Timing



22 Package Information

Figure 22-1. 100-Pin LQFP Package




Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

Body +2.00 mm	Body +2.00 mm Footprint, 1.4 mm package thickness Symbols Leads 100L A Max. 1.60 A_1 - 0.05 Min./0.15 Max. A_2 ±0.05 1.40 D ±0.20 16.00 D_1 ±0.05 14.00 E ±0.20 16.00 E_1 ±0.05 14.00 L +0.15/-0.10 0.60 e Basic 0.50											
Symbols	Leads	100L										
A	Max.	1.60										
A ₁	-	0.05 Min./0.15 Max.										
A ₂	±0.05	1.40										
D	±0.20	16.00										
D ₁	±0.05	14.00										
E	±0.20	16.00										
E ₁	±0.05	14.00										
L	+0.15/-0.10	0.60										
е	Basic	0.50										
b	+0.05	0.22										
θ	-	0°-7°										
ddd	Max.	0.08										
CCC	Max.	0.08										
JEDEC Refer	ence Drawing	MS-026										
Variation [Designator	BED										

Figure 22-2. 108-Ball BGA Package



Note: The following notes apply to the package drawing.

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
- 3. 'M' REPRESENTS THE BASIC SOLDER BALL MATRIX SIZE. AND SYMBOL 'N' IS THE NUMBER OF BALLS AFTER DEPOPULATING.
- (b' IS MEASURABLE AT THE MAXIMUM SOLDER BALL DIAMETER AFTER REFLOW PARALLEL TO PRIMARY DAIUM C.
- ⚠ DIMENSION 'ccc' IS MEASURED PARALLEL TO PRIMARY DATUM C.
- A PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 7. PACKAGE SURFACE SHALL BE MATTE FINISH CHARMILLES 24 TO 27.
- 8. SUBSTRATE MATERIAL BASE IS BT RESIN.
- 9. THE OVERALL PACKAGE THICKNESS "A" ALREADY CONSIDERS COLLAPSE BALLS
- 10. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.

 \bigwedge except dimension b.

Symbols	MIN	NOM	MAX
А	1.22	1.36	1.50
A1	0.29	0.34	0.39
A3	0.65	0.70	0.75
С	0.28	0.32	0.36
D	9.85	10.00	10.15
D1	8	.80 BS	С
Е	9.85	10.00	10.15
E1	8	.80 BS	С
b	0.43	0.48	0.53
bbb		.20	
ddd		.12	
е	0	.80 BS	С
f	-	0.60	-
М		12	
n		108	
REF: J	EDEC	CMO-2	19F

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 320 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
                               This is the raw data intended for the device, which is formatted in
Data
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 523).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

24	20	20	20	07	00	05	04	00	20	04	20	10	40	47	40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18	17 1	16 0
		13	12		10	9	0		0	5	4	J	2		0
-	Control 400F.E000														
	e RO, offset	0x000, res	et -												
		VER									CLA	SS			
			MA	JOR							MIN	OR			
PBORCTL	, type R/W,	offset 0x0	30, reset 0:	x0000.7FF	D										
														BORIOR	
LDOPCTL	, type R/W,	offset 0x03	34, reset 0)	×0000.0000)										
												V	ADJ		
RIS, type	RO, offset 0	x050, rese	t 0x0000.0	000											
									PLLLRIS					BORRIS	
IMC, type	R/W, offset	0x054, res	et 0x0000.	0000											
									DITE						
									PLLLIM					BORIM	
wisc, typ	e R/W1C, of	rset 0x058	, reset 0x0	000.0000											
									PLLLMIS					BORMIS	
RESC tor	oe R/W, offs	ot 0x05C -	aset.						FLLLIVIIS					BURINIS	
к со о, тур	Je 10.44, 011S	er 0x030, r	-361 -												
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	R/W, offset	t 0x060. res	set 0x078F	.3AD1						200	277		2010	. 511	
, .,	,	,		ACG		SYS	SDIV		USESYSDIV		USEPWMDIV		PWMDIV		
		PWRDN		BYPASS				TAL		OSC			-	IOSCDIS	MOSCDIS
PLLCFG,	type RO, off	fset 0x064,	reset -	1											
						F							R		
RCC2, typ	oe R/W, offse	et 0x070, re	eset 0x078	0.2810											
USERCC2					SYS	SDIV2									
		PWRDN2		BYPASS2						OSCSRC2					
DSLPCLK	CFG, type F	R/W, offset	0x144, res	et 0x0780.	0000										
					DSDI	/ORIDE									
									[DSOSCSRC	;				
DID1, type	e RO, offset		et -												
	VE				F.	AM					PAR				
	PINCOUNT								TEMP		PK	G	ROHS	QL	JAL
DC0, type	RO, offset	0x008, rese	et 0x007F.0	02F											
								MSZ							
DO1 /	DO	0010		405			FLA	SHSZ							
DC1, type	RO, offset	uxu10, rese	et UXU111.7	1BF			CANO								400
	MINSY					MANYAT	CAN0 DCSPD	MDU		TEMPSNS	PWM	MDT	SIMO.	CIM/D	ADC
DC2 ture	RO, offset		of 0x0307 4	1013		IVIAAA	JUSPD	MPU		I EIVIPONO	PLL	WDT	SWO	SWD	JTAG
DOZ, type	RO, onset	0X014, res	et 0x0307.1	1013		COMP1	COMP0						TIMER2	TIMER1	TIMER0
			12C0			COIVIPT	COIVIPU				SSI0		TIVIER2	UART1	UART0
DC3 type	RO, offset	0x018 rec		3703							3310			UARTI	UARIU
32KHZ	no, onset	0.010, 1850		CCP3	CCP2	CCP1	CCP0						ADC2	ADC1	ADC0
PWMFAULT						C1MINUS		COPLUS	COMINUS				ADUZ	PWM1	PWM0
					011/200	5 10/1005	000	001 203	3000000					1 441411	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC4, type	RO, offset	0x01C, re:	set 0x0000.	00FF				1				1			
		-													
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0, t	ype R/W, of	fset 0x100	, reset 0x00	0000040				1				1			
							CAN0				PWM				ADC
						MAXAI	DCSPD					WDT			
SCGC0, t	ype R/W, of	fset 0x110	, reset 0x00	000040											
							CAN0				PWM				ADC
						MAXAI	DCSPD					WDT			
DCGC0, t	ype R/W, of	fset 0x120	, reset 0x00	000040											
							CAN0				PWM				ADC
						MAXAI	DCSPD					WDT			
RCGC1, t	ype R/W, of	fset 0x104	, reset 0x00	000000					-	-					
						COMP1	COMP0						TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UARTO
SCGC1, t	ype R/W, of	fset 0x114	, reset 0x00	000000											
						COMP1	COMP0						TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UARTO
DCGC1, t	ype R/W, of	fset 0x124	, reset 0x00	000000											_
			100-			COMP1	COMP0						TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UARTO
RCGC2, t	ype R/W, of	fset 0x108	, reset 0x00	000000											
								001011	00100	00105	00105	00100	00100	00100	00104
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, t	ype R/W, of	rset Ux118	, reset 0x00	000000				1				1			
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2 (ype R/W, of	feat 0x128	rosot 0x00	000000				GFIOIT	GFIOG	GFIOI	GFIOL	GFIOD	GFIOC	GFIOD	GFIOA
00002,1	ype R/w, or	ISEL UX 120	, reset oxot												
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0. t	ype R/W, of	fset 0x040	reset 0x00	000000					0.100	01101	01.102	0.105	0.100	0.105	0.10
ontonto, t	y pe ra m , en	000 0.040	, 10001 0200				CAN0				PWM				ADC
							0, 110					WDT			100
SRCR1. t	ype R/W, of	fset 0x044	. reset 0x00	000000								1			
, •			,			COMP1	COMP0						TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UARTO
SRCR2, t	ype R/W, of	fset 0x048	, reset 0x00	000000				1			1				1
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Interna	I Memory	/													
Flash F	Registers	(Flash	Control	Offset)											
			ant Origina	0000											
гма, тур	e R/W, offse	τ υχυθυ, re	eset uxuuu00	.0000											OFFSE
							OFF	SET							OFFSE
	e R/W, offse	t 0x004	set AvAAAA	0000			UFF								
лыс, тур	o nave, onse	. 0.004, 16	381 VXUUUU				D/	TA							
								TA							
FMC typ	e R/W, offse	t 0x008 rc	aset 0x0000	.0000			DF								
no, typ							WP	KEY							
							VVIX					COMT	MERASE	ERASE	WRITE
													LIVIOL	L. V. OL	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FCRIS, ty	pe RO, offs	et 0x00C,	reset 0x000	0.0000				1	I			1		1	
														PRIS	ARIS
FCIM, typ	e R/W, offse	et 0x010, r	eset 0x0000	0.0000				1				1			
														DMACK	
FCMISC	type R/W1C	offeet Ov	014 reset (0									PMASK	AMAS
1 014130,	type RAVIC	, onset ox	.014, 16361 (
														PMISC	AMIS
Interna	I Memory	,		1				1				1			
	Registers		m Contro	ol Offset	:)										
	400F.E000														
USECRL,	type R/W, c	offset 0x14	0, reset 0x1	18											
											U	SEC			
FMPRE0,	type R/W, o	ffset 0x13	0 and 0x20	0, reset 0x	FFFF.FFFF										
	tuno D/M o	ffaat 0x12	4 and 0x40	0 react 0x			READ_	ENABLE							
FINIFFEU,	type R/W, o	iiset ux is	4 anu 0x40	u, reset ux	rrrr.rrrr		PROG	ENABLE							
USER DE	3G, type R/V	V. offset 0	x1D0. reset	0xFFFF.FF	FE										
NW		-,						DATA							
						D	ATA							DBG1	DBG
USER_RE	EG0, type R/	W, offset	0x1E0, rese	t 0xFFFF.F	FFF										
NW								DATA							
							D	ATA							
USER_RE	EG1, type R/	W, offset	0x1E4, rese	t 0xFFFF.F	FFF										
NW								DATA							
							D	ATA							
FMPRE1,	type R/W, o	ffset 0x20	4, reset 0x0	0000.FFFF											
								ENABLE							
		<i></i>	0				READ_	ENABLE							
FINIPRE2,	type R/W, o	inset ux20	o, reset uxu	000.0000			DEAD	ENABLE							
FMPRE3.	type R/W, o	ffset 0x20	C, reset 0x	0000.0000											
			,				READ	ENABLE							
								ENABLE							
FMPPE1,	type R/W, o	ffset 0x40	4, reset 0x0	0000.FFFF											
							PROG	ENABLE							
							PROG	ENABLE							
FMPPE2,	type R/W, o	ffset 0x40	8, reset 0x0	0000.0000											
							PROG	ENABLE							
							PROG	ENABLE							
FMPPE3,	type R/W, o	ffset 0x40	C, reset 0x	0000.0000											
								ENABLE							
							PROG	ENABLE							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				(GPIOs))										
GPIO Poi GPIO Poi GPIO Poi GPIO Poi GPIO Poi	rt A base: rt B base: rt C base: rt D base: rt E base: rt F base:	0x4000.5 0x4000.5 0x4000.5 0x4002.4 0x4002.5	5000 6000 7000 4000 5000												
	rt G base: rt H base:														
				0	<u>,</u>										
GPIODATA	A, type R/W	, onset ux	(UUU, reset	0x0000.0000	,			1							
												 \TA			
GRIODIR	type P/W	offect 0x4	00, reset 0x	0000 0000							Dr				
GFIODIR,	type tow, t	511561 0740	oo, reset ox	0000.0000											
											D	 IR			
GPIOIS ty	ne R/W of	fset 0x404	l, reset 0x0	000 0000											
	, pe 1411, ei	1001 07404	, 10001 0.0												
												s			
GPIOIBE	type R/W	offset 0x40	08, reset 0x	0000.0000				I				-			
,	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,												
											IE	I BE			
GPIOIEV, t	type R/W, c	offset 0x40)C, reset 0x	0000.0000				I							
											IE	I EV			
GPIOIM, ty	ype R/W, of	fset 0x410	0, reset 0x0	000.0000				1							
											IN	л ЛЕ			
GPIORIS,	type RO, o	ffset 0x41	4, reset 0x0	0000.0000				1							
											R	IS			
GPIOMIS,	type RO, o	ffset 0x41	8, reset 0x(0000.0000											
											N	lis			
GPIOICR,	type W1C,	offset 0x4	I1C, reset 0	x0000.0000											
											I	С			
GPIOAFSE	EL, type R/	W, offset (0x420, rese	t -											
											AF	SEL			
GPIODR2	R, type R/W	l, offset 0>	k500, reset	0x0000.00F	F										
											DF	RV2			
GPIODR4	R, type R/W	l, offset 0>	x504, reset	0x0000.000	0										
0010											DF	RV4			
GPIODR8	k, type R/W	i, offset 0>	k508, reset	0x0000.000	U										
ODIOCOS	Aur - Part	alle -1 * *	500 m 1								DF	RV8			
GPIOODR	, type R/W,	offset 0x	buC, reset (x0000.0000											
											-				
0010011-	town Barr	- #	40								0	DE			
GPIOPUR,	, type R/W,	onset 0x5	510, reset -												
											P	UE			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
GPIOPDR,	, type R/W,	offset 0x5	14, reset 0x	<0000.0000										-	
											Р	DE			
GPIOSLR,	type R/W,	offset 0x51	18, reset Ox	0000.0000											
											S	RL			
GPIODEN,	, type R/W,	offset 0x5	1C, reset -												
											D	EN			
GPIOLOCI	K, type R/W	, offset 0x	520, reset (0x0000.000	01										
							LC	DCK							
							LC	DCK							
GPIOCR, t	type -, offse	t 0x524, re	eset -												
											0	CR			
3PIOPerip	ohID4, type	RO, offset	t 0xFD0, res	set 0x0000.	.0000										
											Р	ID4			
GPIOPerip	ohID5, type	RO, offset	t 0xFD4, res	set 0x0000.	.0000								_		
											Р	ID5			
GPIOPerip	ohID6, type	RO, offset	t 0xFD8, res	set 0x0000.	.0000										
											Р	ID6			
GPIOPerip	ohID7, type	RO, offset	t 0xFDC, re	set 0x0000	.0000										
											P	ID7			
GPIOPerip	ohlD0, type	RO, offset	t 0xFE0, res	set 0x0000.	.0061										
											P	ID0			
GPIOPerip	ohlD1, type	RO, offset	t 0xFE4, res	set 0x0000.	.0000			1							
											P	ID1			
3PIOPerip	ohID2, type	RO, offset	t 0xFE8, res	set 0x0000.	.0018										
		DO 17									Р	ID2			
GPIOPerip	ohID3, type	RO, offset	t 0xFEC, re	set 0x0000	.0001										
											-				
											P	ID3			
GPIOPCel	IID0, type R	O, offset (0xFF0, rese	et 0x0000.0	00D										
											-				
		0.0									С	ID0			
GPIOPCel	IID1, type R	O, offset (0xFF4, rese	et 0x0000.0	0F0										
											-				
											С	ID1			
GPIOPCel	IID2, type R	O, offset (0xFF8, rese	et 0x0000.0	005										
											С	ID2			
GPIOPCel	IID3, type R	O, offset (0xFFC, rese	et 0x0000.0	0B1										
											С	ID3			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	al-Purpos		S												
Timer1 b	base: 0x400 base: 0x400 base: 0x400	03.1000													
GPTMCF	G, type R/W	, offset 0x0	00, reset 0:	x0000.000	0										
														GPTMCFG	
GPTMTA	MR, type R/\	N, offset 0>	k004, reset	0x0000.00	000										
												TAAMS	TACMR	TA	MR
GPTMTB	MR, type R/	N, offset 0	k008, reset	0x0000.00	000			1							
												TBAMS	TBCMR	тр	MR
GREMCE	L, type R/W,	offect 0x0	0C rosot 0	~0000 000	0							I BAIVIS	IBCINK		MIK
GFTMCT	с, туре к/чч,	Unset 0x0	uc, reset u												
	TBPWML	TBOTE		TBE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN
GPTMIM	R, type R/W,	offset 0x0	18, reset 0x		0			1							
					CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ
GPTMRIS	S, type RO, c	offset 0x01	C, reset 0x(0000.0000											
					CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORIS
GPTMMI	S, type RO, o	offset 0x02	0, reset 0x()000.0000											
					005140	0014140	TRTOMIC					DTOMO	045140	041440	TATOMIO
CRTMICE	R, type W1C,	offect 0x0	24 reset 0	×0000 000	CBEMIS	CBIVIIVIIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATUMIS
GFTMIO		UNSEL UND	24, 16361 0	10000.000											
					CBECINT	CBMCINT	TBTOCINT					RTCCINT	CAECINT	CAMCINT	TATOCINT
GPTMTA	ILR, type R/\	N, offset 0	(028, reset	0x0000.FI	FFF (16-bit	mode) and	0xFFFF.FF	FF (32-bit	mode)						
							TAI	LRH							
							TAI	LRL							
GPTMTB	ILR, type R/	W, offset 0	x02C, reset	0x0000.F	FFF										
							TBI	LRL							
GPTMTA	MATCHR, ty	pe R/W, off	iset 0x030,	reset 0x0	000.FFFF (1	6-bit mode			2-bit mode)						
								/RH							
COTMTO	MATCUD		Fact 0x024				IAN	/IRL							
GFIMID	MATCHR, ty	pe R/w, 01	1501 0x034,	Teset 0x0	000.FFFF										
							TBN	l //RL							
GPTMTA	PR, type R/V	V, offset 0x	038, reset	0x0000.00	00										
		-													
											TAF	PSR			
GPTMTB	PR, type R/V	V, offset 0x	03C, reset	0x0000.00	000										
											TBI	PSR			
GPTMTA	PMR, type R	/W, offset	0x040, rese	t 0x0000.0	0000										
ODTHES	DMD toma 7	MAL 64	040.44	4.0.00000	0000						IAP	SMR			
GPIMIB	PMR, type R	avv, offset	uxu44, rese	π υχυυυ .	0000										
											TRP	SMR			
											וטי				

24	20	20	20	07	26	25	24	00	22	01	20	10	10	17	10
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23	22 6	21 5	20 4	19 3	18 2	17	16 0
			48, reset 0x							5			-	'	v
	·, · , ·,		,		(,		ARH	,						
								ARL							
GPTMTBR	R, type RO,	offset 0x0	4C, reset 0	x0000.FFFF	-										
							TE	BRL				•			
	log Time														
WDTLOAD	D, type R/V	V, offset 0x	000, reset 0	xFFFF.FFF	F										
							WD	FLoad							
							WD	FLoad							
WDTVALU	JE, type R0	D, offset 0x	:004, reset (xFFFF.FFF	F										
								Value							
							WD1	Value							
WDTCTL,	type R/W,	offset 0x00	08, reset 0x	0000.0000											
														RESEN	INTEN
	type WO /	offset 0x00	C reset -											INLOEN	INTER
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		-,				WD	FIntClr							
								FIntClr							
WDTRIS, t	type RO, o	ffset 0x010), reset 0x00	000.000											
															WDTRI
WDTMIS, 1	type RO, o	ffset 0x014	4, reset 0x0	000.0000											
															WDTM
WDTTEST	Γ, type R/W	, offset 0x4	118, reset 0	x0000.0000				1							
							STALL								
		V offect Ox	C00, reset (0		STALL								
IID I LOOI	i, iype iai	, onset ox	.000, 18381				WD.	TLock							
								TLock							
WDTPerip	ohID4, type	RO, offset	t 0xFD0, res	et 0x0000.	0000										
											P	ID4			
WDTPerip	ohID5, type	RO, offset	t 0xFD4, res	et 0x0000.	0000							- -			
											P	ID5			
WDTPerip	ohID6, type	RO, offset	t 0xFD8, res	et 0x0000.	0000			1				1			
											P	ID6			
WDTPerip	hID7. type	RO. offset	t 0xFDC, res	et 0x0000.	.0000										
											P	ID7			
WDTPerip	ohID0, type	RO, offset	t 0xFE0, res	et 0x0000.	0005										
											Р	ID0			
WDTPerip	ohID1, type	RO, offset	t 0xFE4, res	et 0x0000.	0018										
											P	ID1			
WDTPerip	ohID2, type	RO, offset	t 0xFE8, res	et 0x0000.	0018										
											P	ID2			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NDTPerip	hID3, type	RO, offset	0xFEC, res	set 0x0000.	0001			1				1			
											P	ID3			
WDTPCell	ID0, type R	O, offset 0	xFF0, rese	t 0x0000.00	00D			1							
											С	ID0			
WDTPCell	ID1, type R	O, offset 0	xFF4, rese	t 0x0000.00)F0			1							
											С	ID1			
WDTPCell	ID2, type R	O, offset 0	xFF8, rese	t 0x0000.00)05			1							
											С	ID2			
WDTPCell	ID3, type R	O, offset 0	xFFC, rese	et 0x0000.0	0B1			1							
											С	I ID3			
	to-Digit	al Conve	erter (AD												
-	003.8000			,											
			(000, reset	0x0000.00	00										
	.,.,,	,	,												
												ASEN3	ASEN2	ASEN1	ASEN
ADCRIS. tv	vpe RO. of	fset 0x004	, reset 0x00	000.0000								1			
- , - ,	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			1											
												INR3	INR2	INR1	INR0
ADCIM. tvr	pe R/W. off	set 0x008.	reset 0x00	000.0000											
	,	,		1											
												MASK3	MASK2	MASK1	MASK
ADCISC. tv	vpe R/W1C	. offset 0x	00C. reset	0x0000.000	0								_	_	
	,	,		1	-										
												IN3	IN2	IN1	INO
ADCOSTAT	T. type R/M	/1C. offset	0x010, res	et 0x0000.0	000										
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,													
												OV3	OV2	OV1	OV0
	(type R/W	offset 0x)14 reset () 0x0000.000	n								0.12		0.0
	., ., ., .,	, 011001 07.	, 10001 (
	EN	// 3			F	M2			F	M1			FI	M0	
			0x018 res	et 0x0000.0											
10000171	1, 1990 101	110, 011000	0,010,100												
												UV3	UV2	UV1	UV0
ADCSSPR	l type R/M	/ offeet 0x	020 reset (0x0000.321	0							010	012		010
-2000F K	., type tow	, onset UX			•										
			S3				52				S1				S0
	type WO	offset 0x02								0.	- 1				
	.ype 110, 1	0.1361 0.02													
												SS3	SS2	SS1	SS0
	type PAM	offect 0x02	0 reset for	0000 0000								333	532	331	330
ADCOAC, I	type R/W,	UNSEL UXUS	o, reset ux	0000.0000											
														AVG	
ADCCOM	1X0 free 5	AN -#	0×040	at 0x0000 0	000									AVG	
ADCSSMU	INU, TYPE R			et 0x0000.0	000						IVE				11/4
			JX7				IX6				JX5				JX4
			JX3			ML	IX2			ML	JX1			MU	JX0
ADCSSCTI				t 0x0000.00											
			D7	TS6	150	ENDO	D 0		155	END5	D5	TS4	IE4		D4
TS7 TS3	IE7 IE3	END7 END3	D7 D3	TS2	IE6 IE2	END6 END2	D6 D2	TS5 TS1	IE5 IE1	END1	D3	TS0	IE0	END4 END0	D4 D0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			x048, reset			-									-
										DA	TA	1			
ADCSSFIF	-O1, type F	RO, offset 0	x068, reset	0x0000.00	000										
										DA	ATA				
ADCSSFIF	O2, type F	RO, offset 0	x088, reset	0x0000.00	000										
						-									
										DA	ATA				
ADCSSFIF	-O3, type F	RO, offset 0	x0A8, rese	t 0x0000.0	000							1			
										D4	TA				
ADCSSES	TATO type	RO offset	0x04C, res	et 0x0000	0100					Dr					
	intio, type		0,100												
			FULL				EMPTY		HF	۲R			TF	۲R	
ADCSSFS	TAT1, type	RO, offset	0x06C, res	et 0x0000.	0100			L				1			
			FULL				EMPTY		HF	۲R			TF	۲R	
ADCSSFS	TAT2, type	RO, offset	0x08C, res	et 0x0000.	0100										
			FULL				EMPTY		HF	۲R			TF	۲R	
ADCSSFS	TAT3, type	RO, offset	0x0AC, re	set 0x0000	.0100										
							ENDT/								
	174 6		FULL	4.00000.0			EMPTY		HF	Ϋ́R				PTR	
ADCSSNIC	ЈА1, туре н	divv, offset	0x060, rese		000										
		MI	JX3			M	JX2			MI	JX1			MU	X0
ADCSSML	JX2. type F		0x080, rese	t 0x0000.0	000										
		,													
		ML	JX3			M	JX2			ML	JX1			MU	X0
ADCSSCT	L1, type R	/W, offset 0	x064, rese	t 0x0000.00	000							I			
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSCT	L2, type R	/W, offset 0	x084, rese	t 0x0000.00	000				-		-				
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSML	JX3, type F	≀W, offset	0x0A0, rese	et 0x0000.0	0000										
														MU	YO
ADCSSCT	13 type P	/W offeet ()x0A4, rese	t 0x0000 0	002									WU	~~
AB00301	Lo, type R	, ., onset t													
												TS0	IE0	END0	D0
ADCTMLB	8, type R/W	, offset 0x1	l00, reset 0	x0000.000)									-	-
															LB
Univers	al Asvn	chronou	is Recei	vers/Tra	nsmitte	rs (UAR	Ts)								
UART0 b	ase: 0x40	000.C000				(2.1.1	,								
	ase: 0x40														
UARTDR,	type R/W,	offset 0x00	0, reset 0x	0000.0000											
				OE	BE	PE	FE				D	ATA			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARIRSK	UARTECR	, type RO,	offset uxul	J4, reset Ux	0000.0000										
												OE	BE	PE	FE
	/UARTECR	tuno WO	offect 0x0	04 reset 0	~0000 0000								DL	, ru	15
OANTRON	JOANIEON	, type 110,	onset oxo		x0000.0000										
											DA	I ATA			
UARTER.	type RO, of	fset 0x018	. reset 0x00	000.0090											
- ,	.		,												
								TXFE	RXFF	TXFF	RXFE	BUSY			
UARTILPF	R, type R/W,	offset 0x0)20, reset 0	x0000.0000)			1				1			
											ILPE	VSR			
UARTIBRI	D, type R/W	, offset 0x	024, reset 0	x0000.000	0										
							DIV	/INT							
UARTFBR	D, type R/W	l, offset 0x	028, reset	0x0000.000	00										
												DIV	RAC		
UARTLCR	type R/W	l, offset 0x	02C, reset	0x0000.000	00										
								SPS	W	EN	FEN	STP2	EPS	PEN	BRK
UARTCTL	, type R/W,	offset 0x0	30, reset 0x	(0000.0300				1							
						RXE	TXE	LBE					SIRLP	CIDEN	
	ture DAM	offe et Ov0	24			RAE	IVE	LBE					SIRLP	SIREN	UARTEN
UARTIFLE	6, type R/W,	onset uxu	34, reset 02	x0000.0012	<u>-</u>										
											RXIFLSEL			TXIFLSEL	
UARTIM, t	ype R/W, of	fset 0x038	. reset 0x0	000.0000											-
, -	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		,												
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS,	type RO, o	ffset 0x030	C, reset 0x0	0000.000F								1			
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS,	, type RO, o	ffset 0x04	0, reset 0x0	0000.0000											
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
UARTICR,	type W1C,	offset 0x0	44, reset 0x	×0000.0000											
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPeri	phID4, type	RO, offse	t 0xFD0, re	set 0x0000	.0000										
											PI	D4			
UARTPeri	phID5, type	RO, offse	t 0xFD4, re	set 0x0000	.0000										
												D5			
	white a	PO - "	1 0×500		0000						PI	D5			
UARIPeri	phID6, type	RU, Offse	UXFD8, re	set 0x0000	.0000										
												D6			
	phID7, type	PO			0000						PI	00			
JARIPERI	рпол, туре	RU, OTISE	UXFDC, re	Set UXUUUU											
												 D7			
											PI	וט			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
UARTPerip	ohID0, type	RO, offse	t 0xFE0, re	set 0x0000	.0011										
											PI	D0			
UARTPerip	ohID1, type	RO, offse	t 0xFE4, re	set 0x0000	.0000										
											PI	D1			
UARTPerip	ohID2, type	RO, offse	t 0xFE8, re	set 0x0000	.0018										
											PI	D2			
UARTPerin	ohID3. type	RO. offse	t 0xFEC. re	set 0x0000	.0001										
	, .,	-,	, .												
											PI	l D3			
		PO offect		et 0x0000.0	000										
UARTFCE	iibo, type i	to, onset	UXFFU, IES		000										
											01				
											CI	D0			
UARTPCel	IID1, type I	₹O, offset	0xFF4, res	et 0x0000.0	0F0										
											CI	D1			
UARTPCel	IID2, type I	RO, offset	0xFF8, res	et 0x0000.0	005										
											CI	D2			
UARTPCel	IID3, type I	RO, offset	0xFFC, res	et 0x0000.0	0B1										
											CI	D3			
Supehre		orial Inte	orfago (S	201)				1							
SSI0 base			erface (S	551)											
SSICRU, ty	pe R/w, of	rset uxuuu	, reset 0x00	000.0000											
													_		
				CR				SPH	SPO	F	RF		D	SS	
SSICR1, ty	pe R/W, of	fset 0x004	, reset 0x00	000.000											
												SOD	MS	SSE	LBM
SSIDR, typ	e R/W, offs	et 0x008,	reset 0x000	00.000											
							D	, ATA							
SSISR, typ	e RO, offse	et 0x00C, r	eset 0x000	0.0003											
											BSY	RFF	RNE	TNF	TFE
SSICPSR	type R/W /	offset 0x01	IO, reset Ox	0000.0000								I	1	1	1
- e. er org	.,, .														
											CDEI	 DVSR			
											CF3L	DVSK			
SSIIM, type	e K/W, offs	et UXU14, r	eset 0x000	0.0000											
												TXIM	RXIM	RTIM	RORIM
SSIRIS, typ	pe RO, offs	et 0x018, r	reset 0x000	8000.00											
												TXRIS	RXRIS	RTRIS	RORRIS
SSIMIS, typ	pe RO, offs	et 0x01C,	reset 0x00	00.000											
												TXMIS	RXMIS	RTMIS	RORMIS
SSIICR fvr	ne W1C of	fset 0x020	, reset 0x0(000.0000											
conore, typ		.361 0.020	, 16361 0200												
														DTIC	DODIC
														RTIC	RORIC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSIPeriphli	D4, type R	O, offset 0	xFD0, rese	t 0x0000.0	000							1			
											PI	D4			
SIPeriphli	D5, type R	O, offset 0	xFD4, rese	t 0x0000.0	000										
											PI	D5			
SSIPeriphl	D6. type R	O. offset 0	xFD8, rese	t 0x0000.0	000			1							
											PI	D6			
SSIPeriphl	D7. type R	O. offset 0	xFDC, rese	i t 0x0000.0	000			1							
	7.31	-,	,												
											PI	L D7			
SSIPerinhli	D0 type R	0 offset (xFE0, rese	t 0x0000 00	122										
	bo, type n	0, 011001 0													
											PI	 D0			
SSIPerinh	D1. type P		xFE4, rese	t 0x0000 04	000										
con enpill	, type K	., Jiidet U													
											PI				
SCIDerink	D2 time D	O offect f	xFE8, rese	t 0×0000 04	18										
SSIFeripilli	D2, type K	O, Oliset u	IXFEO, Tese		10										
											PI	2			
CIDerinhi	D2 4 m a D	0		4.0×0000.0	004						FI	02			
SSIPeriphi	D3, type R	Ο, offset u	xFEC, rese		001			1				1			
											PI	D3			
SSIPCellID	0, type RO	, offset 0x	FF0, reset	0x0000.000	D										
											CI	D0			
SSIPCeIIID	1, type RO	, offset 0x	FF4, reset	0x0000.00F	=0										
											CI	D1			
SSIPCellID	2, type RO	, offset 0x	FF8, reset	0x0000.000)5										
											CI	D2			
SSIPCeIIID	3, type RO	, offset 0x	FFC, reset	0x0000.00	B1										
											CI	D3			
Inter-Inte	egrated	Circuit	(I ² C) Inte	erface											
I ² C Mast	ter														
I2C Maste		0x4002.0	0000												
2CMSA, ty	pe R/W, of	fset 0x000), reset 0x0	000.0000											
-															
											SA				R/S
								1							
2CMCS, ty	pe RO, off	set 0x004	, reset 0x00	000.0000											
2CMCS, ty	pe RO, off	set 0x004	, reset 0x00	000.0000											
2CMCS, ty	pe RO, off	set 0x004	, reset 0x00	000.0000					BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
			, reset 0x00 , reset 0x00						BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
									BUSBSY	IDLE	ARBLST				
2CMCS, ty	pe WO, of	fset 0x004	, reset 0x0(000.0000					BUSBSY	IDLE	ARBLST	DATACK	ADRACK STOP	ERROR START	BUSY
2CMCS, ty	pe WO, of	fset 0x004		000.0000					BUSBSY	IDLE	ARBLST				

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2CMTPR,	type R/W,	offset 0x00)C, reset 0x	0000.0001											
											TI	PR			
I2CMIMR, 1	type R/W, o	offset 0x01	0, reset 0x(0000.0000				1							
															IM
I2CMRIS. t	vpe RO. of	fset 0x014	, reset 0x0(000.0000											
	.		,												
															RIS
I2CMMIS, t	type RO, o	ffset 0x018	, reset 0x0	000.000											
															MIS
I2CMICR, t	type WO, o	ffset 0x010	C, reset 0x0	0000.0000											
															IC
I2CMCR. tv	vpe R/W. o	ffset 0x020), reset 0x0	000.0000											10
,,	,,,.		,												
										SFE	MFE				LPBK
Inter-Int	egrated	Circuit	(I ² C) Inte	erface											
I ² C Slav	'e														
I2C Slave	e 0 base: (0x4002.08	800												
I2CSOAR,	type R/W,	offset 0x00	00, reset 0x	0000.0000											
1200000	turne DO a	ffe et 0x00	4, reset 0x0									OAR			
120303R,	туре ко, о	iisel 0x004	, reset uxu	000.0000											
													FBR	TREQ	RREQ
I2CSCSR,	type WO, d	offset 0x00	4, reset 0x(0000.0000				1				1			
															DA
I2CSDR, ty	/pe R/W, of	fset 0x008	, reset 0x00	000.0000											
DCSIMD +		ffoot 0x00	C, reset 0x(0000 0000							DA	ATA			
120311111, 1	.ype 17.44, C	inset uxuu	C, Teset UN												
															DATAIM
I2CSRIS, ty	ype RO, of	fset 0x010	, reset 0x00	000.0000				1							
															DATARIS
I2CSMIS, t	ype RO, of	fset 0x014	, reset 0x00	000.0000											
															DATAM
I2CSICR #	vne WO o	ffset 0x019	, reset 0x0	000.0000											DATAMIS
	, po 110, 0		, 10001 040												
															DATAIC
Control	ler Area	Networ	k (CAN)	Module											
CAN0 bas			,,												
CANCTL, t	type R/W, o	offset 0x00	0, reset 0x0	0000.0001											
								Test	CCE	DAR		EIE	SIE	IE	INIT

				_											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CANSTS,	type R/W,	offset 0x00	4, reset 0x(0000.0000											
								DO#		EDeee	DvOK	THOK		LEC	
	turno BO o	ffoot 0x000	reast 0x0					BOff	EWarn	EPass	RxOK	TxOK		LEC	
CANERR,	, type RO, c	mset uxuud	s, reset uxu	0000.0000											
RP				REC							TI	EC			
	type R/W, o	ffset 0x00C	. reset 0x0					1							
		TSeg2			TS	ieg1		SJ	W			BI	RP		
CANINT, 1	type RO, of	fset 0x010,	reset 0x00	000.0000											
							Ir	ntld							
CANTST,	type R/W, o	offset 0x014	4, reset 0x0	0000.0000											
								Rx	Т	x	LBack	Silent	Basic		
CANBRP	E, type R/W	, offset 0x0)18, reset 0	x0000.0000											
													BR	DE	
	PO type B	W offect 0	x020 rosot	t 0x0000.00	01								DR	FC	
CANITIC	Ra, type R	vv, onset o	xuzu, reser		01										
Busy												I MN	UM		
-	RQ, type R/	W, offset 0	x080, reset	t 0x0000.00	01										
Busy												MN	UM		
CANIF1C	MSK, type I	R/W, offset	0x024, res	et 0x0000.0	000										
								WRNRD	Mask	Arb	Control	ClrIntPnd	NewDat	DataA	DataB
CANIF2C	MSK, type I	R/W, offset	0x084, res	et 0x0000.0	000										
								WRNRD	Mask	Arb	Control	ClrIntPnd	NewDat	DataA	DataB
CANIF1C	MSK, type I	R/W, offset	0x024, res	et 0x0000.0	000							1			
								WRNRD	Mask	Arb	Control		TxRqst	DataA	DataB
CANIE2C	MSK type I	R/W offset	0x084 res	et 0x0000.0	000			WINNE	Mask	Alb	Control		TXINGSL	DataA	Datab
	lilon, type i	an, onoor	0,004,100												
								WRNRD	Mask	Arb	Control		TxRqst	DataA	DataB
CANIF1M	SK1, type F	R/W, offset	0x028, rese	et 0x0000.F	FFF										
							Ν	l Isk							
CANIF2M	SK1, type F	R/W, offset	0x088, res	et 0x0000.F	FFF										
							Ν	lsk							
CANIF1M	ISK2, type F	R/W, offset	0x02C, res	et 0x0000.F	FFF										
	MDir		0000						Msk						
MXtd			ux08C. res	et 0x0000.F	FFF										
	ISK2, type F	an, onset	,												
CANIF2M		avi, onset							Mek						
CANIF2M	MDir			et 0x0000 00	000				Msk						
CANIF2M	MDir			et 0x0000.00	000				Msk						

					1							1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CANIF2AI	RB1, type R	/W, offset	0x090, rese	et 0x0000.0	0000							1			
							10	D							
CANIF1AI	RB2, type R	/W, offset	0x034, rese	et 0x0000.0	0000							1			
MsgVal	Xtd	Dir							ID						
CANIF2AI	RB2, type R	/W, offset	0x094, rese	et 0x0000.0	0000							1			
	N/L I	D :													
MsgVal	Xtd	Dir							ID						
CANIF1M	CTL, type R	/W, offset	0x038, rese	et 0x0000.0	0000							1			
NewDet	Maglat	lat Da d	LiMaak	THE	DVIE	DestEn	TyDeet	E a D							
NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB					D	LC	
SANIF2M	CTL, type R	/w, onset	uxu98, rese	et 0x0000.t	000							1			
NewDat	MsgLst	IntPnd	UMask	TxIE	RxIE	RmtEn	TxRqst	EoB						LC	
	A1, type R/					I NIIILII	i xi yət						0		
-ann TD/	, type R/	, onset 0	, reset												
							n=	 ata							
	A2, type R/\	N. offset 0	(040, reset	0x0000 00	00		50								
		.,													
				1			Da	l				1			
CANIF1D	B1, type R/\	N. offset 0	x044. reset	0x0000.00	00		-								
		.,	,												
				1			Da	ata							
CANIF1DI	B2, type R/\	N, offset 0	k048, reset	0x0000.00	00										
				1			Da	ata				1			
CANIF2D	A1, type R/\	N, offset 0	k09C, reset	0x0000.00	000										
							Da	ata							
CANIF2D	A2, type R/\	N, offset 0	k0A0, reset	0x0000.00	000										
				1			Da	ata				1			
CANIF2DI	B1, type R/\	N, offset 0	x0A4, reset	0x0000.00	000										
							Da	ata							
CANIF2DI	B2, type R/\	N, offset 0	x0A8, reset	0x0000.00	000										
							Da	ata							
CANTXRO	Q1, type RO	, offset 0x	100, reset (x0000.000	0										
							TxF	Rqst							
CANTXRO	22, type RO	, offset 0x [,]	104, reset 0	x0000.000	0	_									
							TxF	Rqst							
CANNWD	A1, type R0	D, offset 0x	120, reset	0x0000.00	00										
							New	vDat							
CANNWD	A2, type R0	D, offset 0x	124, reset	0x0000.00	00										
							New	vDat							

31	20	00	00	07	00	05	04	00	00	04	00	40	40	47	40
15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17	16 0
CANMSG1IN						0	Ū						_		
	.,.,	-,													
							Int	Pnd							
CANMSG2IN	T, type R	O, offset ()x144, reset	t 0x0000.00	00										
							Int	Pnd							
CANMSG1VA	AL, type F	RO, offset	0x160, rese	et 0x0000.0	000										
							Ms	gVal							
CANMSG2VA	AL, type F	RO, offset	0x164, rese	et 0x0000.0	000					_					
							Ms	gVal							
Analog Co		ators													
Base 0x400															
ACMIS, type	K/W1C, C	onset 0x0	u, reset 0x0	000.0000											
														IN1	IN0
ACRIS, type	RO, offse	et 0x04. re	set 0x0000	.0000											1140
.orao, type	, 01136														
														IN1	IN0
ACINTEN, ty	pe R/W, c	offset 0x08	3, reset 0x0	000.0000				I							
	-														
														IN1	IN0
ACREFCTL,	type R/W	, offset 0x	10, reset 0	<0000.0000											
						EN	RNG						V	/REF	
ACSTAT0, ty	pe RO, of	fset 0x20	, reset 0x00	00.000											
														OVAL	
ACSTAT1, ty	pe RO, of	ffset 0x40	, reset 0x00	00.0000											
														OVAL	
ACCTL0, typ	o P/M of	feat 0x24	rosot 0x00	00.0000										OVAL	
ACCTE0, typ	e R/W, OI	1501 0724,	Teset 0x00	00.0000											
				TOEN	AS	SRCP		TSLVAL	TS	SEN	ISLVAL	IS	EN	CINV	
ACCTL1, typ	e R/W, of	fset 0x44.	reset 0x00					1							
7 - 7 P	,	,													
				TOEN	AS	SRCP		TSLVAL	Т	SEN	ISLVAL	IS	EN	CINV	
Pulse Wic Base 0x400		dulator	(PWM)												
PWMCTL, typ		ffset 0x00	00, reset 0x	0000.0000											
															GlobalSyn
PWMSYNC, t	type R/W,	offset 0x	004, reset 0	x0000.000	D										
															Sync0
PWMENABL	E, type R	/W, offset	0x008, rese	et 0x0000.0	000										
														PWM1En	PWM0E
PWMINVERT	, type R/V	N, offset 0	x00C, rese	t 0x0000.00	000										

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWMFAUL	_T, type R/V	V, offset 0	k010, reset	0x0000.000	00										
														Fault1	Fault0
PWMINTE	N, type R/V	V, offset 0>	c014, reset	0x0000.000)0										
															IntFault IntPWM
PWMRIS. 1	type RO. of	ffset 0x018	3, reset 0x0	000.0000											
-,	31 , -														IntFault
															IntPWM
PWMISC, 1	type R/W10	C, offset 0	c01C, reset	0x0000.00	00	_	_	_			_	-			_
															IntFault
															IntPWM
PWMSTAT	'US, type R	O, offset 0)x020, reset	t 0x0000.00	000							1			
															Fault
PWM0CTL	, type R/W	, offset 0x(040, reset 0	x0000.000)										
										CmpBUpd	CmpAUpd	LoadUpd	Debug	Mode	Enable
PWM0INT	EN, type R/	W, offset ()x044, rese	t 0x0000.00	000										
			TrCmpBU		TrCmpAU	TrCntLoad	TrCntZero			IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZer
PWMURIS,	, type RO, o	offset 0x04	18, reset Ox	0000.0000											
										IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZer
PWM0ISC,	, type R/W1	IC, offset ()x04C, rese	t 0x0000.0	000										
										IntCmpBD	IntCmpBU	IntCmpAD	IntCmpAU	IntCntLoad	IntCntZer
PWM0LOA	AD, type R/	W, offset 0	x050, reset	0x0000.00	00										
DWWWWWWW		0 - 6					Lo	bad							
PWM0COL	UNI, type F	(O, offset (0x054, rese	t 0x0000.00	000										
							Co	Jount							
PWM0CMF	PA, type R/	W, offset 0	x058, reset	0x0000.00	00										
				1			Co	mpA				1			
PWM0CMF	PB, type R/	W, offset (0x05C, rese	t 0x0000.0	000										
								L							
		W offerst	w060	0.0000 00	00		Col	mpB							
FWWUGEN	vA, type R/	vv, onset u)x060, reset												
				ActC	mpBD	ActCi	mpBU	ActC	mpAD	ActCi	mpAU	Actl	Load	Actz	Zero
PWM0GEN	NB, type R/	W, offset 0)x064, reset		-			1	•			1			
				ActC	mpBD	ActCi	mpBU	ActC	mpAD	ActCi	mpAU	Actl	Load	Actz	Zero
PWM0DBC	CTL, type R	/W, offset	0x068, rese	et 0x0000.0	000										
		DAM - #-	0.000		0000										Enable
PWWUDBF	<ise, td="" type<=""><td>rt/w, offsei</td><td>t 0x06C, res</td><td>set uxuuu0.</td><td>.0000</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></ise,>	rt/w, offsei	t 0x06C, res	set uxuuu0.	.0000										
									Rie	eDelay					
									1/13	coolay					

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PWM0DB	FALL, type	R/W, offse	t 0x070, res	set 0x0000.	000.0000										
									FallE	Delay					

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S2412-IBZ25	Stellaris [®] LM3S2412 Microcontroller
LM3S2412-IBZ25 (T)	Stellaris [®] LM3S2412 Microcontroller
LM3S2412-EQC25	Stellaris [®] LM3S2412 Microcontroller
LM3S2412-EQC25 (T)	Stellaris [®] LM3S2412 Microcontroller
LM3S2412-IQC25	Stellaris [®] LM3S2412 Microcontroller
LM3S2412-IQC25 (T)	Stellaris [®] LM3S2412 Microcontroller

C.2 Kits

The Luminary Micro Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference_design_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris[®] microcontrollers before purchase:

http://www.luminarymicro.com/products/kits.html

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/development_kits.html

See the Luminary Micro website for the latest tools available, or ask your Luminary Micro distributor.

C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3