

Data Sheet

February 19, 2008

FN8180.3

Digitally Controlled Potentiometer (XDCP™)


The Intersil X93154 is a digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by a 3-wire interface.

The potentiometer is implemented by a resistor array composed of 31 resistive elements and a wiper switching network. The position of the wiper element is controlled by the \overline{CS} , U/\overline{D} , and \overline{INC} inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon during a subsequent power-up operation.

The device is connected as a two-terminal variable resistor and can be used in a wide variety of applications including:


- Bias and Gain Control
- LCD Contrast Adjustment

Pinouts



Features

- Solid-State Potentiometer
- 3-Wire Serial Interface
- 32 Wiper Tap Points
 - Wiper Position Stored in Nonvolatile Memory and Recalled on Power-up
- 31 Resistive Elements
 - Temperature Compensated
 - Maximum Resistance Tolerance of ±30%
 - Terminal Voltage, 0 to V_{CC}
- Low Power CMOS
 - $V_{CC} = 3V \pm 10\%$
 - Active Current, 250µA max.
 - Standby Current, 1µA max.
- · High Reliability
 - Endurance 200,000 Data Changes Per Bit
 - Register Data Retention, 100 years
- R_{TOTAL} Value = $50k\Omega$
- Packages
 - 8 Ld MSOP, TDFN
- Pb-free Available (RoHS Compliant)



 $^{\rm NC}$ can be left unconnected, or connected to any voltage between $\rm V_{SS}$ and $\rm V_{CC}$


Ordering Information

PART NUMBER	PART MARKING	V _{CC} LIMITS (V)	R_{TOTAL} ($k\Omega$)	TEMP RANGE (°C)	PACKAGE	PKG. DWG. #
X93154UM8I-3*	AGK	3 ±10%	50	-40 to +85	8 Ld MSOP	M8.118
X93154UM8IZ-3* (Note)	AIW			-40 to +85	8 Ld MSOP (Pb-free)	M8.118
X93154UU8IZ-3* (Note)	AKH			-40 to +85	8 Ld TDFN (Pb-free)	L8.2.5x2

^{*}Add "T1" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Block Diagram



Pin Descriptions

MSOP, TDFN	SYMBOL	BRIEF DESCRIPTION
1	ĪNC	Increment (INC). The INC input is negative-edge triggered. Toggling INC will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/D input.
2	U/D	Up/Down (U/D) . The U/D input controls the direction of the wiper movement and whether the counter is incremented or decremented.
3	R _H	R_H . The R_H and R_L pins of the X93154 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V_{SS} and the maximum is V_{CC} . The terminology of R_H and R_L references the relative position of the terminal in relation to wiper movement direction selected by the U/D input.
4	V _{SS}	Ground.
5	NC	No Connection (or can be connected to any voltage between V _{SS} and V _{CC} .)
6	R _L	R_L . The R_H and R_L pins of the X93154 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V_{SS} and the maximum is V_{CC} . The terminology of \underline{R}_H and R_L references the relative position of the terminal in relation to wiper movement direction selected by the U/D input.
7	<u>CS</u>	Chip Select (CS). The device is selected when the CS input is LOW. The current counter value is stored in nonvolatile memory when CS is returned HIGH while the INC input is also HIGH. After the store operation is complete, the X93154 will be placed in the low power standby mode until the device is selected once again.
8	V _{CC}	Supply Voltage.

int<u>ersil</u>

Absolute Maximum Ratings

Thermal Information

Storage Temperature	5°C to +150°C
Temperature Under Bias	5°C to +135°C
Pb-free Reflow Profile	see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

Recommended Operating Conditions

Temperature Range	
Industrial	40°C to +85°C
Supply Voltage	
V _{CC}	3V ±10% (Note 6)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- Absolute linearity is utilized to determine actual wiper voltage versus expected voltage = (V_{H(n)}(actual)-V_{H(n)}(expected)) = ±1 MI Maximum.
 n = 1.. 29 only
- 2. Relative linearity is a measure of the error in step size between taps = $V_{H(n+1)}$ -[$V_{H(n)}$ + MI] = ±0.5 MI, n = 1 .. 29 only.
- 3. 1 MI = Minimum Increment = $R_{TOT}/31$.
- 4. Typical values are for $T_A = +25$ °C and nominal supply voltage.
- 5. Limits established by characterization and are not production tested.
- 6. When performing multiple write operations, V_{CC} must not decrease by more than 150mV from its initial value.
- 7. Parts are 100% tested at +25°C. Over-temperature limits established by characterization and are not production tested.

Potentiometer Specifications Over recommended operating conditions unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS/NOTES	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
R _{TOT}	End-to-End Resistance		35	50	65	kΩ
V _R	R _H , R _L Terminal Voltages		0		Vcc	V
	Power Rating	$R_{TOTAL} = 50k\Omega$			1	mW (Note 5)
	Noise	Ref: 1kHz		-120		dBV (Note 5)
R _W	Wiper Resistance	(Note 5)			1000	Ω
I _W	Wiper Current	(Note 5)			0.6	mA
	Resolution			3		%
	Absolute Linearity (Note 1)	VH(n)(actual)-VH(n)(expected)			±1	MI (Note 3)
	Relative Linearity (Note 2)	$V_{H(n+1)}$ - $[V_{H(n)+MI}]$			±0.5	MI (Note 3)
	R _{TOTAL} Temperature Coefficient	(Note 5)		±35		ppm/°C
C _H /C _L /C _W	Potentiometer Capacitances	See "Circuit #2 SPICE Macro Model" on page 4		10/10/25		pF (Note 5)

DC Electrical Specifications Over recommended operating conditions, unless otherwise specified.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
I _{CC1}	V _{CC} Active Current (Increment)	$\overline{\text{CS}} = \text{V}_{\text{IL}}$, $\text{U/}\overline{\text{D}} = \text{V}_{\text{IL}}$ or V_{IH} and $\overline{\text{INC}} = 0.4\text{V}$ @ max. t_{CYC}		50	250	μΑ
I _{CC2}	V _{CC} Active Current (Store) (EEPROM Store)	$\overline{\text{CS}} = \text{V}_{\text{IH}}, \text{U}/\overline{\text{D}} = \text{V}_{\text{IL}} \text{ or V}_{\text{IH}} \text{ and } \overline{\text{INC}} = \text{V}_{\text{IH}} @ \text{max. t}_{\text{WR}}$			600	μΑ
I _{SB}	Standby Supply Current	$\overline{\text{CS}} = \text{V}_{\text{CC}} - 0.3\text{V}, \text{U}/\overline{\text{D}} \text{ and } \overline{\text{INC}} = \text{V}_{\text{SS}} \text{ or } \text{V}_{\text{CC}} - 0.3\text{V}$			1	μΑ

FN8180.3 February 19, 2008


DC Electrical Specifications Over recommended operating conditions, unless otherwise specified. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
I _{LI}	CS	$V_{IN} = V_{CC}$			±1	μΑ
ILI	CS	$V_{CC} = 3V, \overline{CS} = 0$	60	100	150	μΑ
ILI	INC, U/D Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC}			±1	μΑ
V _{IH}	CS, INC, U/D Input HIGH Voltage		V _{CC} x 0.7		V _{CC} + 0.5	V
V _{IL}	CS, INC, U/D Input LOW Voltage		-0.5		V _{CC} x 0.1	V
C _{IN} (Note 5)	CS, INC, U/D Input Capacitance	$V_{CC} = 3V$, $V_{IN} = V_{SS}$, $T_A = +25$ °C, $f = 1$ MHz			10	pF


Endurance and Data Retention

PARAMETER	MIN	UNIT
Minimum endurance	200,000	Data changes per bit
Data retention	100	Years

Test Circuit #1



Circuit #2 SPICE Macro Model




AC Conditions of Test

Input pulse levels	0V to 3V
Input rise and fall times	10ns
Input reference levels	1.5V

AC Electrical Specifications Over recommended operating conditions unless otherwise specified.

SYMBOL	PARAMETER	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
t _{Cl}	CS to INC Setup	100			ns
t _{ID}	INC HIGH to U/D Change	100			ns
t _{DI}	U/D to INC Setup	100			ns
t _{IL}	INC LOW Period	1			μs
t _{IH}	INC HIGH Period	1			μs
t _{IC}	INC Inactive to CS Inactive	1			μs
t _{CPH}	CS Deselect Time (No Store)	250			ns
tCPH	CS Deselect Time (Store)	10			ms
tCYC	INC Cycle Time	2			μs
t _{R,} t _F (Note 5)	INC Input Rise and Fall Time			500	μs
t _R V _{CC} (Note 5)	V _{CC} Power-up Rate	1.0		50	V/ms
t _{WR}	Store Cycle		5	10	ms

AC Timing



Power-Up and Power-down Requirements

There are no restrictions on the power-up or power-down conditions of V_{CC} and the voltages applied to the potentiometer pins provided that V_{CC} is always more positive than or equal to V_H and V_L , i.e., $V_{CC} \ge V_{H,V}$. The V_{CC} ramp rate specification is always in effect.

Pin Descriptions

R_H and R_L

The R_H and R_L pins of the X93154 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V_{SS} and the maximum is V_{CC} . The terminology of R_H and R_L references the relative position of the terminal in relation to wiper movement direction selected by the U/\overline{D} input.

Up/Down (U/D)

The U/\overline{D} input controls the direction of the wiper movement and whether the counter is incremented or decremented.

Increment (INC)

The INC input is negative-edge triggered. Toggling INC will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/\overline{D} input.

Chip Select (CS)

The device is selected when the $\overline{\text{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\text{CS}}$ is returned HIGH while the $\overline{\text{INC}}$ input is also HIGH. After the store operation is complete the X93154 will be placed in the low power standby mode until the device is selected once again.

Pin Names

SYMBOL	DESCRIPTION
RH	High terminal
RL	Low terminal
V _{SS}	Ground
VCC	Supply voltage
U/D	Up/Down control input
ĪNC	Increment control input
<u>cs</u>	Chip Select control input

Principles of Operation

There are three sections of the X93154: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the connection at that point to the wiper.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

If the wiper is moved several positions, multiple taps are connected to the wiper for t_{IW} (INC to V_W change). The 2-terminal resistance value for the device can temporarily change by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

Instructions and Programming


The $\overline{\rm INC}$, U/ $\overline{\rm D}$ and $\overline{\rm CS}$ inputs control the movement of the wiper along the resistor array. With $\overline{\rm CS}$ set LOW, the device is selected and enabled to respond to the U/ $\overline{\rm D}$ and $\overline{\rm INC}$ inputs. HIGH to LOW transitions on $\overline{\rm INC}$ will increment or decrement (depending on the state of the U/ $\overline{\rm D}$ input) a 5-bit counter. The output of this counter is decoded to select one of thirty two wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever $\overline{\text{CS}}$ transitions HIGH while the $\overline{\text{INC}}$ input is also HIGH. In order to avoid an accidental store during power-up, $\overline{\text{CS}}$ must go HIGH with V $_{CC}$ during initial power-up. When performing multiple write operations, V $_{CC}$ must not decrease by more than 150mV from its initial value. When left open, the $\overline{\text{CS}}$ pin is internally pulled up to V $_{CC}$ by an internal 30k resistor.

The system may select the X93154, move the wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as previously described and once the new position is reached, the system must keep $\overline{\text{INC}}$ LOW while taking $\overline{\text{CS}}$ HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data. In order to recall the stored position of the wiper on power-up, the $\overline{\text{CS}}$ pin must be held HIGH.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, or other system trim requirements.

The state of U/\overline{D} may be changed while \overline{CS} remains LOW. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained.



Mode Selection

cs	INC	U/D	MODE
L	~	Н	Wiper Up
L	1	L	Wiper Down
	Н	Х	Store Wiper Position
Н	Х	Х	Standby Current
	L	Х	No Store, Return to Standby
~	L	Н	Wiper Up (not recommended)
~	L	L	Wiper Down (not recommended)

Symbol Table

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance


Applications Information

Electronic digitally controlled (XDCP) potentiometers provide three powerful application advantages:


- 1. The variability and reliability of a solid-state potentiometer
- 2. The flexibility of computer-based digital controls
- The retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data

Two terminal variable resistor. Variable current


Low Voltage High Impedance Instrumentation Amplifier




Micro-Power LCD Contrast Control



Single Supply Variable Gain Amplifier



Thin Dual Flat No-Lead Plastic Package (TDFN)



L8.2.5x2 8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

	ı			
SYMBOL	MIN	NOMINAL	MAX	NOTES
Α	0.70	0.75	0.80	-
A1	-	-	0.05	-
А3		-		
b	0.20	0.25	0.30	5, 8
D		-		
D2	0.90	1.00	1.10	7, 8
E		-		
E2	1.20	1.30	1.40	7, 8
е		-		
k	0.20	-	-	-
L	0.30	0.40	0.50	8
N		2		
Nd		3		

Rev. 0 8/05


NOTES:

- 1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
- 2. N is the number of terminals.
- 3. Nd refers to the number of terminals on D.
- 4. All dimensions are in millimeters. Angles are in degrees.
- 5. Dimension b applies to the metallized terminal and is measured between 0.25mm and 0.30mm from the terminal tip.
- The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
- 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
- 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.

е

FOR EVEN TERMINAL/SIDE

Mini Small Outline Plastic Packages (MSOP)



M8.118 (JEDEC MO-187AA) 8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.010	0.014	0.25	0.36	9
С	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.026 BSC		0.65 BSC		-
E	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037 REF		0.95	REF	-
N	8		8		7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
0	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-
α	0°	6 ⁰	0°	6 ⁰	-

Rev. 2 01/03

NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (0.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane -H .
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com