

December 2008

FDD8647L N-Channel PowerTrench<sup>®</sup> MOSFET

# **FDD8647L** N-Channel PowerTrench<sup>®</sup> MOSFET 40 V, 42 A, 9 mΩ

### Features

- Max  $r_{DS(on)} = 9 \text{ m}\Omega \text{ at } V_{GS} = 10 \text{ V}, I_D = 13 \text{ A}$
- Max  $r_{DS(on)}$  = 13 m $\Omega$  at V<sub>GS</sub> = 4.5 V, I<sub>D</sub> = 11 A
- Fast Switching
- 100% UIL tested
- RoHS Compliant





## **General Description**

This N-Channel MOSFET has been produced using Fairchild Semiconductor's proprietary PowerTrench<sup>®</sup> technology to deliver low  $r_{DS(on)}$  and optimized BV<sub>DSS</sub> capability to offer superior performance benefit in the application.

### Applications

- Inverter
- Power Supplies





#### MOSFET Maximum Ratings T<sub>C</sub> = 25 °C unless otherwise noted

Symbol	Parameter			Ratings	Units	
V <sub>DS</sub>	Drain to Source Voltage			40	V	
V <sub>GS</sub>	Gate to Source Voltage			±20	V	
	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25 °C		42		
	-Continuous (Silicon limited)	T <sub>C</sub> = 25 °C		52	•	
D	-Continuous	T <sub>A</sub> = 25 °C	(Note 1a)	14	Α	
	-Pulsed			100		
E <sub>AS</sub>	Single Pulse Avalanche Energy		(Note 3)	33	mJ	
	Power Dissipation	T <sub>C</sub> = 25 °C		43	14/	
P <sub>D</sub>	Power Dissipation	T <sub>A</sub> = 25 °C	(Note 1a)	3.1	W	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature R	ange		-55 to +150	°C	

#### **Thermal Characteristics**


$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.9	°C/W
$R_{\thetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a	) 40	C/W

#### Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8647L	FDD8647L	D-PAK (TO-252)	13 "	12 mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0 V	40			V
$\frac{\Delta BV_{DS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		31		mV/°C
IDSS	Zero Gate Voltage Drain Current	$V_{DS} = 32 V, V_{GS} = 0 V$			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Chara	acteristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \ \mu A$	1.0	2.0	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, referenced to 25 °C		-6		mV/°C
	Static Drain to Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13 A		7.1	9.0	
r <sub>DS(on)</sub>		$V_{GS} = 4.5 \text{ V}, I_D = 11 \text{ A}$		9.9	13.0	mΩ
		$V_{GS}$ = 10 V, I <sub>D</sub> = 13 A, T <sub>J</sub> = 125 °C		10.7	13.6	
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 5 \text{ V}, \text{ I}_{D} = 13 \text{ A}$		49		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance	V 00.V/.V/ 0.V/		1230	1640	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 20 V, V <sub>GS</sub> = 0 V, f = 1 MHz		340	455	pF
C <sub>oss</sub> C <sub>rss</sub>	Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V},$ - f = 1 MHz		340 55	455 80	pF pF
C <sub>rss</sub>						
C <sub>rss</sub> R <sub>g</sub>	Reverse Transfer Capacitance			55		pF
c <sub>rss</sub> R <sub>g</sub> Switchin	Reverse Transfer Capacitance Gate Resistance			55		pF
C <sub>rss</sub> R <sub>g</sub> Switchin	Reverse Transfer Capacitance         Gate Resistance         g Characteristics	f = 1 MHz		55 0.9	80	pF Ω
C <sub>rss</sub> R <sub>g</sub> Switchin t <sub>d(on)</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time			55 0.9 8	80	pF Ω ns
C <sub>rss</sub> R <sub>g</sub> Switchin t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time	f = 1 MHz V <sub>DD</sub> = 20 V, I <sub>D</sub> = 13 A,		55 0.9 8 3	80 16 10	pF Ω ns ns
C <sub>rss</sub> R <sub>g</sub> Switchin t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time	f = 1  MHz V <sub>DD</sub> = 20 V, I <sub>D</sub> = 13 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω		55 0.9 8 3 19	80 16 10 34	pF Ω ns ns ns
C <sub>rss</sub> R <sub>g</sub> <b>Switchin</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time	f = 1 MHz $V_{DD}$ = 20 V, I <sub>D</sub> = 13 A, $V_{GS}$ = 10 V, R <sub>GEN</sub> = 6 Ω $V_{GS}$ = 0 V to 10 V		55 0.9 8 3 19 2	80 16 10 34 10	pF Ω ns ns ns
C <sub>rss</sub> R <sub>g</sub> Switchin t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>g</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge	f = 1  MHz V <sub>DD</sub> = 20 V, I <sub>D</sub> = 13 A, V <sub>GS</sub> = 10 V, R <sub>GEN</sub> = 6 Ω		55 0.9 8 3 19 2 20	80 16 10 34 10 28	pF Ω ns ns ns ns nC
C <sub>rss</sub> R <sub>g</sub> <b>Switchin</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>g</sub> Q <sub>gs</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Total Gate Charge	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, I_{D} = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V} \text{ V}_{DD} = 20 \text{ V},$		55 0.9 8 3 19 2 20 10	80 16 10 34 10 28	pF Ω ns ns ns nC nC
C <sub>rss</sub> R <sub>g</sub> <b>Switchin</b> t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate Charge         Gate to Source Charge	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, I_{D} = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V} \text{ V}_{DD} = 20 \text{ V},$		55 0.9 8 3 19 2 20 10 3.8	80 16 10 34 10 28	pF Ω ns ns nc nC nC
$\begin{array}{c} C_{rss} \\ \hline R_{g} \\ \hline \textbf{Switchin} \\ \hline \textbf{Switchin} \\ \hline \textbf{t}_{d(on)} \\ \hline \textbf{t}_{r} \\ \hline \textbf{t}_{d(off)} \\ \hline \textbf{t}_{f} \\ \hline \textbf{Q}_{g} \\ \hline \textbf{Q}_{g} \\ \hline \textbf{Q}_{gs} \\ \hline \textbf{Q}_{gd} \\ \hline \textbf{Drain-So} \end{array}$	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, I_{D} = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ $V_{DD} = 20 \text{ V},$ $I_{D} = 13 \text{ A}$		55 0.9 8 3 19 2 20 10 3.8	80 16 10 34 10 28	pF Ω ns ns ns nC nC nC
t <sub>d(on)</sub> t <sub>r</sub> t <sub>d(off)</sub> t <sub>f</sub> Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$f = 1 \text{ MHz}$ $V_{DD} = 20 \text{ V}, I_{D} = 13 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$ $V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{DD} = 20 \text{ V},$ $I_{D} = 13 \text{ A}$		55 0.9 8 3 19 2 20 10 3.8 3.1	80 16 10 34 10 28 14	pF Ω ns ns nc nC nC
$\frac{C_{rss}}{R_{g}}$ Switchin $\frac{t_{d(on)}}{t_{r}}$ $\frac{t_{d(off)}}{t_{f}}$ $\frac{t_{g}}{Q_{g}}$ $\frac{Q_{gs}}{Q_{gd}}$ Drain-So	Reverse Transfer Capacitance         Gate Resistance         g Characteristics         Turn-On Delay Time         Rise Time         Turn-Off Delay Time         Fall Time         Total Gate Charge         Gate to Source Charge         Gate to Drain "Miller" Charge	$ \begin{array}{c} f = 1 \text{ MHz} \\ \\ \hline \\ V_{DD} = 20 \text{ V}, \text{ I}_{D} = 13 \text{ A}, \\ V_{GS} = 10 \text{ V}, \text{ R}_{GEN} = 6 \Omega \\ \\ \hline \\ V_{GS} = 0 \text{ V to } 10 \text{ V} \\ \hline \\ V_{GS} = 0 \text{ V to } 4.5 \text{ V} \\ \hline \\ \text{I}_{D} = 13 \text{ A} \\ \\ \hline \\ \hline \\ V_{GS} = 0 \text{ V}, \text{ I}_{S} = 2.6 \text{ A}  (\text{Note } 2) \\ \end{array} $		55 0.9 8 3 19 2 20 10 3.8 3.1 0.75	80 16 10 34 10 28 14 1.2	pF Ω ns ns ns nC nC nC


Notes: 1:  $R_{0JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{0JC}$  is guaranteed by design while  $R_{0JA}$  is determined by the user's board design.




a) 40 °C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper




b) 96 °C/W when mounted on a minimum pad






FDD8647L N-Channel PowerTrench<sup>®</sup> MOSFET



5

FDD8647L N-Channel PowerTrench<sup>®</sup> MOSFET



FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Farichild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts buying direct or from authorized Sources. Farichild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

FDD8647L N-Channel PowerTrench<sup>®</sup> MOSFET