## HDSP-253x Series

Eight Character 5 mm Smart Alphanumeric Display

## Data Sheet

## Description

The HDSP-253x is ideal for applications where displaying eight or more characters of dot matrix information in an aesthetically pleasing manner is required. These devices are eight-digit, $5 \times 7$ dot matrix, alphanumeric displays. The 5.0 mm ( 0.2 inch) high characters are packaged in a 0.300 inch (7.62 mm) 30 pin DIP. The on-board CMOS IC has the ability to decode 128 ASCII characters, which are permanently stored in ROM. In addition, 16 programmable symbols may be stored in on-board RAM. Seven brightness levels provide versatility in adjusting the display intensity and power consumption. The HDSP-253x is designed for standard microprocessor interface techniques. The display and special features are accessed through a bidirectional eight-bit data bus.

Features

- XY stackable
- 128 character ASCII decoder
- Programmable functions
- 16 user definable characters
- Multi-level dimming and blanking
- TIL compatible CMOS IC
- Wave solderable


## Applications

- Avionics
- Computer peripherals
- Industrial instrumentation
- Medical equipment
- Portable data entry devices
- Telecommunications
- Test equipment

Device Selection Guide

| AlGaAs Red | HER | Orange | Yellow | Green |
| :--- | :--- | :--- | :--- | :--- |
| HDSP-2534 | HDSP-2532 | HDSP-2530 | HDSP-2531 | HDSP-2533 |

## Package Dimensions



NOTES:

1. DIM ENSIONS ARE IN mm (INCHES).
2. UNLESS OTHERWISE SPECIFIED, TOLERANCE ON DIM ENSIONS IS $\pm 0.25 \mathrm{~mm}$ ( 0.010 INCH ).
3. FOR YELLOW AND GREEN DISPLAYS ONLY.
4. MARKING IS ON SIDE OPPOSITE PIN 1.

## Absolute M aximum Ratings

| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ to Ground $[1]$ | -0.3 V to 7.0 V |
| :--- | :--- |
| Operating Voltage, $\mathrm{V}_{\mathrm{DD}}$ to Ground $[2]$ | 5.5 V |
| Input Voltage, Any Pin to Ground | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Free Air Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}[3]$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Relative Humidity (N oncondensing) | $85 \%$ |
| Storage Temperature Range, $\mathrm{T}_{\mathrm{S}}$ | $-55^{\circ} \mathrm{C}$ to $100^{\circ} \mathrm{C}$ |
| Soldering Temperature [1.59 mm ( 0.063 in.) Below Body] <br> Solder Dipping <br> W ave Soldering <br> ESD Protection @ $1.5 \mathrm{k} \Omega, 100 \mathrm{pF}$ | $260^{\circ} \mathrm{C}$ for 5 secs |

## Notes:

1. M aximum voltage is with no LEDs illuminated.
2. 20 dots ON in all locations at full brightness.
3. See Thermal Considerations section for information about operation in high temperature ambients.

> ESD WARNING: NORMAL CMOS HANDLING PRECAUTIONS SHOULD BE OBSERVED TO AVOID STATIC DISCHARGE.

## ASCII Character Set



Optical Characteristics at $25^{\circ} \mathrm{C}$ [1]
$V_{D D}=5.0 \mathrm{~V}$ at Full Brightness

| LED Color | Part Number | Luminous Intensity Character Average (\#) Iv (mcd) |  | Peak <br> Wavelength <br> $\lambda_{\text {PEAK }}(\mathrm{nm})$ <br> Typ. | Dominant <br> W avelength ${ }^{[2]}$ <br> $\lambda_{d}(\mathrm{~nm})$ <br> Typ. |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. |  |  |
| AlGaAs Red | HDSP-2534 | 5.1 | 25 | 645 | 637 |
| High Efficiency Red | HDSP-2532 | 2.5 | 7.5 | 635 | 626 |
| Orange | HDSP-2530 | 2.5 | 7.5 | 600 | 602 |
| Yellow | HDSP-2531 | 2.5 | 7.5 | 583 | 585 |
| Green | HDSP-2533 | 2.5 | 7.5 | 568 | 574 |

## Notes:

1. Refers to the initial case temperature of the device immediately prior to measurement.
2. Dominant wavelength, $\lambda_{d}$, is derived from the CIE chromaticity diagram, and represents the single wavelength which defines the color of the device.

## Recommended Operating Conditions

| Parameter | Symbol | Minimum | Nominal | Maximum | Units |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 4.5 | 5.0 | 5.5 | V |

## Electrical Characteristics over Operating Temperature Range

$4.5<V_{D D}<5.5$ unless otherwise specified

| Parameter | Symbol | Min. | $\begin{aligned} & \mathbf{2 5}^{\circ} \mathrm{C} \\ & \text { Typ. }{ }^{[1]} \end{aligned}$ | $\begin{aligned} & 25^{\circ} \mathrm{C} \\ & \text { Max. } \end{aligned}$ | Max. | Units | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leakage (Input without Pull-up) | I। | -1.0 |  |  | 1.0 | mA | $\begin{aligned} & V_{\text {IN }}=0 \text { to } V_{\text {DD }}, \text { Pins } C L K, \\ & D_{0}-D_{7}, A_{0}-A_{4} \end{aligned}$ |
| Input Current (Input with Pull-up) | I/P | -30 | -11 | -18 | 0 | mA | $\mathrm{V}_{\mathrm{IN}}=0 \text { to } \mathrm{V}_{\mathrm{DD}}, \text { Pins } \mathrm{CLS},$ $\overline{\mathrm{RST}}, \overline{\mathrm{WR}}, \overline{\mathrm{RD}}, \overline{\mathrm{CE}}, \overline{\mathrm{FL}}$ |
| IDD Blank | $\mathrm{IDD}(\mathrm{BL})$ |  | 0.5 | 3.0 | 4.0 | mA | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |
| IDD 8 Digits 12 Dots/ Char[2,3,4] (AIGaAs) | IDD(V) |  | 230 | 295 | 390 | mA | "V" On in All 8 Locations |
| IDD 8 Digits 20 Dots/ Char[2,3,4] (AIGaAs) | IDD(\#) |  | 330 | 410 | 480 | mA | "\#" On in All 8 Locations |
| IDD 8 Digits 12 Dots/ Char[2,3,4] (All Colors Except AIGaAs) | $I_{\text {DD }}(\mathrm{V})$ |  | 200 | 255 | 330 | mA | "V" On in All 8 Locations |
| IDD 8 Digits 20 Dots/ Char[2,3,4] (All Colors Except AIGaAs) | IDD(\#) |  | 300 | 370 | 430 | mA | "\#" On in All 8 Locations |
| Input Voltage High | $\mathrm{V}_{\text {IH }}$ | 2.0 |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & +0.3 \mathrm{~V} \end{aligned}$ | V |  |
| Input Voltage Low | VIL | $\begin{aligned} & \text { GND } \\ & -0.3 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |  |
| Output Voltage High | $\mathrm{V}_{\text {OH }}$ | 2.4 |  |  |  | V | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{IOH}=-40 \mu \mathrm{~A}$ |
| Output Voltage Low $\mathrm{D}_{0}-\mathrm{D}_{7}$ | $\mathrm{V}_{\text {OL }}$ |  |  |  | 0.4 | V | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{lOL}=1.6 \mathrm{~mA}$ |
| Output Voltage Low CLK | $\mathrm{V}_{\text {OL }}$ |  |  |  | 0.4 | V | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}, \mathrm{l}_{0 \mathrm{~L}}=40 \mu \mathrm{~A}$ |
| Thermal Resistance IC J unction-to-PIN | $\mathrm{R} \theta_{\mathrm{J}}^{\text {- }}$ IN |  | 16 |  |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | M easured at Pin 17 |

## Notes:

1. $V_{D D}=5.0 \mathrm{~V}$
2. See Thermal Considerations Section for information about operation in high temperature ambients.
3. Average $I_{D D}$ measured at full brightness. See Table 2 in Control $W$ ord Section for $I_{D D}$ at lower brightness levels. Peak $I_{D D}=28 / 15 \times I_{D D}(\#)$.
4. M aximum IDD occurs at $-55^{\circ} \mathrm{C}$.

AC Timing Characteristics over Temperature Range
$V_{D D}=4.5$ to 5.5 V unless otherw ise specified.

| Reference <br> Number | Symbol | Description | Min. ${ }^{[1]}$ | Units |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{1}$ | $\mathrm{t}_{\text {ACC }}$ | Display Access Time |  |  |
|  |  | W rite | 210 |  |
|  |  | Read | 230 | ns |
| 2 | $t_{\text {ACS }}$ | Address Setup Time to Chip Enable | 10 | ns |
| 3 | $\mathrm{t}_{\text {CE }}$ | Chip Enable Active Time ${ }^{[2,3]}$ |  |  |
|  |  | W rite | 140 |  |
|  |  | Read | 160 | ns |
| 4 | $\mathrm{t}_{\text {ACH }}$ | Address Hold Time to Chip Enable | 20 | ns |
| 5 | $\mathrm{t}_{\text {CER }}$ | Chip Enable Recovery Time | 60 | ns |
| 6 | tces | Chip Enable Active Prior to Rising Edge of[2, 3] |  |  |
|  |  | W rite | 140 |  |
|  |  | Read | 160 | ns |
| 7 | $\mathrm{t}_{\text {CEH }}$ | Chip Enable Hold Time to Rising Edge of Read/ W rite Signal[2,3] | 0 | ns |
| 8 | tw | Write Active Time | 100 | ns |
| 9 | twd | Data Valid Prior to Rising Edge of W rite Signal | 50 | ns |
| 10 | $\mathrm{t}_{\text {D }}$ | Data W rite Hold Time | 20 | ns |
| 11 | $\mathrm{t}_{\mathrm{R}}$ | Chip Enable Active Prior to Valid Data | 160 | ns |
| 12 | trd | Read Active Prior to Valid Data | 75 | ns |
| 13 | $\mathrm{t}_{\mathrm{DF}}$ | Read Data Float Delay | 10 | ns |
|  | $\mathrm{t}_{\mathrm{RC}}$ | Reset Active Time ${ }^{[4]}$ | 300 | ns |

## Notes:

1. Worst case values occur at an IC junction temperature of $125^{\circ} \mathrm{C}$.
2. For designers who do not need to read from the display, the Read line can be tied to $V_{D D}$ and the $W$ rite and Chip Enable lines can be tied together.
3. Changing the logic levels of the Address lines when $\overline{C E}=$ " 0 " may cause erroneous data to be entered into the Character RAM, regardless of the logic levels of the $\overline{W R}$ and $\overline{R D}$ lines.
4. The display must not be accessed until after 3 clock pulses ( $110 \mu \mathrm{~s}$ min. using the internal refresh clock) after the rising edge of the reset line.

| Symbol | Description | $\mathbf{2 5}^{\circ} \mathbf{C}$ Typical | M inimum $^{[1]}$ | Units |
| :--- | :--- | :--- | :--- | :--- |
| $\mathrm{F}_{\mathrm{OSC}}$ | Oscillator Frequency | 57 | 28 | kHz |
| $\mathrm{F}_{\mathrm{RF}}{ }^{[5]}$ | Display Refresh Rate | 256 | 128 | Hz |
| $\mathrm{~F}_{\mathrm{FL}}{ }^{[6]}$ | Character Flash Rate | 2 | 1 | Hz |
| $\mathrm{t}_{\mathrm{ST}^{[7]}}$ | Self Test Cycle Time | 4.6 | 9.2 | sec |

## Notes:

5. $\mathrm{F}_{\mathrm{RF}}=\mathrm{F}_{\mathrm{OSC}} / 224$.
6. $\mathrm{F}_{\mathrm{FL}}=\mathrm{F}_{\mathrm{OSC}} / 28,672$.
7. $\mathrm{t}_{\mathrm{ST}}=262,144 /$ FOSC .

## Write Cycle Timing Diagram



INPUT PULSE LEVELS: 0.6 V to 2.4 V

Read Cycle Timing Diagram


INPUT PULSE LEVELS: 0.6 V to 2.4 V
OUTPUT REFERENCE LEVELS: 0.6 V to 2.2 V
OUTPUT LOADING $=1$ TTL LOAD AND 100 pF

## Electrical Description

Pin Function
RESET ( $\overline{\operatorname{RST}}$, pin 1)
FLASH (FL, pin 2)

ADDRESS INPUTS
( $\mathrm{A}_{0}-\mathrm{A}_{4}$, pins 3-6, 10)

## Description

Reset initializes the display.
FL low indicates an access to the Flash RAM and is unaffected by the state of address lines $\mathrm{A}_{3}-\mathrm{A}_{4}$.
Each location in memory has a distinct address. Address inputs $\left(\mathrm{A}_{0}-\mathrm{A}_{2}\right)$ select a specific location in the Character RAM, the Flash RAM or a particular row in the UDC (User-Defined Character) RAM. $\mathrm{A}_{3}-\mathrm{A}_{4}$ are used to select which section of memory is accessed. Table 1 shows the logic levels needed to access each section of memory.

Table 1. Logic Levels to Access Memory

| $\overline{\overline{F L}}$ | $A_{4}$ | $A_{3}$ | Section of M emory | $A_{2} A_{1} A_{0}$ |
| :--- | :--- | :--- | :--- | :--- |
| 0 | $X$ | $X$ | Flash RAM | Character Address |
| 1 | 0 | 0 | UDC Address Register | Don't Care |
| 1 | 0 | 1 | UDC RAM | Row Address |
| 1 | 1 | 0 | Control W ord Register | Don't Care |
| 1 | 1 | 1 | Character RAM | Character Address |

CLOCK SELECT (CLS, pin 11)
CLOCK INPUT/ OUTPUT (CLK, pin 12)

WRITE ( $\overline{W R}, \operatorname{pin} 13$ )
CHIP ENABLE ( $\overline{\mathrm{CE}}$, pin 14)

READ ( $\overline{\mathrm{RD}}, \operatorname{pin} 19$ )

DATA Bus
( $\mathrm{D}_{0}-\mathrm{D}_{7}$, pins $20,21,25-30$ )
GND (SUPPLY) (pin 16)
GND (LOGIC) (pin 18)
$V_{D D}$ (POW ER) (pin 15)
Thermal Test (pin 17)

This input is used to select either an internal $(C L S=1)$ or external $(C L S=0)$ clock source. Outputs the master clock $(C L S=1)$ or inputs a clock $(C L S=0)$ for slave displays.

Data is written into the display when the $\overline{W R}$ input is low and the $\overline{\mathrm{CE}}$ input is low.
This input must be at a logic low to read or write data to the display and must go high between each read and write cycle.

Data is read from the display when the $\overline{\mathrm{RD}}$ input is low and the $\overline{\mathrm{CE}}$ input is low.

The Data bus is used to read from or write to the display.

This is the analog ground for the LED drivers.
This is the digital ground for internal logic.
This is the positive power supply input.
This pin is used to measure the IC junction temperature. Do not connect.


Display Internal Block Diagram
Figure 1 shows the internal block diagram of the HDSP-253X display. The CMOS IC consists of an 8 byte Character RAM, an 8 bit Flash RAM, a 128 character

ASCII decoder, a 16 character UDC RAM, a UDC Address
Register, a Control Word
Register and the refresh circuitry necessary to synchronize the decoding and
driving of eight $5 \times 7$ dot matrix characters. The major user accessible portions of the display are listed below:

| Character RAM | This RAM stores either ASCII character data or a UDC RAM <br> address. |
| :--- | :--- |
| Flash RAM | This is a 1 x 8 RAM which stores Flash data. |
| User-Defined Character RAM | This RAM stores the dot pattern for custom characters. |
| User-Defined Character <br> Address Register <br> (UDC Address Register) <br> Control Word Register | This register is used to provide the address to the UDC RAM when <br> the user is writing or reading a custom character. |
|  | This register allows the user to adjust the display brightness, flash <br> individual characters, blink, self test or clear the display. |

## Character Ram

Figure 2 shows the logic levels needed to access the HDSP-253X Character RAM. During a normal access the $\overline{\mathrm{CE}}=" 0$ " and either $\overline{\mathrm{RD}}=" 0$ " or $\overline{\mathrm{WR}}=$ " 0 ". However, erroneous data may be written into the Character RAM if the Address lines are unstable when $\overline{\mathrm{CE}}=" 0$ " regardless of the logic levels of the $\overline{\mathrm{RD}}$ or $\overline{\mathrm{WR}}$ lines. Address lines $\mathrm{A}_{0}-\mathrm{A}_{2}$ are used to select the location in the Character RAM. Two types of data can be stored in each Character RAM location: an ASCII code or a UDC RAM address. Data bit $\mathrm{D}_{7}$ is used to differentiate between the ASCII character and a UDC RAM address. $\mathrm{D}_{7}=0$ enables the ASCII decoder and $\mathrm{D}_{7}=1$ enables the UDC RAM. $\mathrm{D}_{0}-\mathrm{D}_{6}$ are used to input ASCII data and $\mathrm{D}_{0^{-}}$ $\mathrm{D}_{3}$ are used to input a UDC address.
 $000=$ LEFT M OST
$111=$ RIGHT M OST
CHARACTER RAM ADDRESS

| $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 128 ASCII CODE |  |  |  |  |  |  |
| 1 | x | X | X | UDC CODE |  |  |  |

CHARACTER RAM DATA FORMAT


Figure 2. Logic levels to access the character RAM.

UDC RAM and UDC Address Register
Figure 3 shows the logic levels needed to access the UDC RAM and the UDC Address Register. The UDC Address Register is eight bits wide. The lower four bits $\left(\mathrm{D}_{0}-\mathrm{D}_{3}\right)$ are used to select one of the 16 UDC locations. The upper four bits $\left(\mathrm{D}_{4}-\mathrm{D}_{7}\right)$ are not used. Once the UDC address has been stored in the UDC Address Register, the UDC RAM can be accessed.

To completely specify a $5 \times 7$ character requires eight write cycles. One cycle is used to store the UDC RAM address in the UDC Address Register. Seven cycles are used to store dot data in the UDC RAM. Data is entered by rows. One cycle is needed to access each row. Figure 4 shows the organization of a UDC character assuming the symbol to be stored is an "F." $\mathrm{A}_{0}-\mathrm{A}_{2}$ are used to select the row to be accessed and $\mathrm{D}_{0}-\mathrm{D}_{4}$ are used to transmit the row dot data. The upper three bits $\left(\mathrm{D}_{5}-\mathrm{D}_{7}\right)$ are ignored. $\mathrm{D}_{0}$ (least significant bit) corresponds to the right most column of the $5 \times 7$ matrix and $\mathrm{D}_{4}$ (most significant bit) corresponds to the left most column of the $5 \times 7$ matrix.

## Flash RAM

Figure 5 shows the logic levels needed to access the Flash RAM. The Flash RAM has one bit associated with each location of the Character RAM. The Flash input is used to select the Flash RAM. Address lines $\mathrm{A}_{3}-\mathrm{A}_{4}$ are ignored. Address lines $\mathrm{A}_{0}-\mathrm{A}_{2}$ are used to select the location in the Flash RAM to store the attribute. $\mathrm{D}_{0}$ is used to store or remove the flash attribute. $\mathrm{D}_{0}=$ " 1 " stores the attribute and $\mathrm{D}_{0}=" 0 "$ removes the attribute.


## UNDEFINED

 WRITE TO DISPLAY READ FROM DISPLAY UNDEFINEDCONTROL SIGNALS


UDC ADDRESS REGISTER ADDRESS


UDC ADDRESS REGISTER DATA FORMAT


UDC RAM ADDRESS


Figure 3. Logic levels to access a UDC character.


Figure 4. Data to load ""F" into the UDC RAM.

When the attribute is enabled through bit 3 of the Control Word and a " 1 " is stored in the Flash RAM, the corresponding character will flash at approximately 2 Hz .

The actual rate is dependent on the clock frequency. For an external clock the flash rate can be calculated by dividing the clock frequency by 28,672 .


CONTROL SIGNALS


FLASH RAM ADDRESS


FLASH RAM DATA FORMAT
$0=$ LOGIC 0; 1 = LOGIC 1; $X=$ DO NOT CARE

Figure 5. Logic levels to access the Flash RAM .

## Control W ord Register

Figure 6 shows how to access the Control Word Register. This is an eight bit register which performs five functions. They are Brightness control, Flash RAM control, Blinking, Self Test and Clear. Each function is independent of the others. However, all bits are updated during each Control Word write cycle.

## Brightness (Bits 0-2)

Bits 0-2 of the Control Word adjust the brightness of the display. Bits 0-2 are interpreted as a three bit binary code with code (000) corresponding to maximum brightness and code (111) corresponding to a blanked display. In addition to varying the display brightness, bits 0-2 also vary the average value of $I_{D D}$. $I_{D D}$ can be calculated at any brightness level by multiplying the percent brightness level by the value of $I_{D D}$ at the $100 \%$ brightness level. These values of $\mathrm{I}_{\mathrm{DD}}$ are shown in Table 2.

## Flash Function (Bit 3)

Bit 3 determines whether the flashing character attribute is on or off. When bit 3 is a " 1 ," the output of the Flash RAM is checked. If the content of a location in the Flash RAM is a " 1 ," the


| $\overline{\mathrm{FL}}$ | $\mathrm{A}_{4}$ | $\mathrm{~A}_{3}$ | $\mathrm{~A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 0 | X | x | X |

CONTROL WORD ADDRESS


Figure 6. Logic levels to access the control word register.

Table 2. Current Requirements at Different Brightness Levels for All Colors Except AIGaAs

| Symbol | $\mathbf{D}_{\mathbf{2}}$ | $\mathbf{D}_{\mathbf{1}}$ | $\mathbf{D}_{\mathbf{0}}$ | $\%$ <br> Brightness | $\mathbf{V D D}=\mathbf{5 . 0} \mathbf{V}$ <br> $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ Typ. | Units |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{I}_{\mathrm{DD}}(\mathrm{V})$ | 0 | 0 | 0 | 100 | 200 | mA |
|  | 0 | 0 | 1 | 80 | 160 | mA |
|  | 0 | 1 | 0 | 53 | 106 | mA |
|  | 0 | 1 | 1 | 40 | 80 | mA |
|  | 1 | 0 | 0 | 27 | 54 | mA |
|  | 1 | 0 | 1 | 20 | 40 | mA |
|  | 1 | 1 | 0 | 13 | 26 | mA |

associated digit will flash at approximately 2 Hz . For an external clock, the blink rate can be calculated by dividing the clock frequency by 28,672 . If the flash enable bit of the Control Word is a " 0 ," the content of the Flash RAM is ignored. To use this function with multiple display systems see the Reset section.

## Blink Function (Bit 4)

Bit 4 of the Control Word is used to synchronize blinking of all eight
digits of the display. When this bit is a " 1 " all eight digits of the display will blink at approximately 2 Hz . The actual rate is dependent on the clock frequency. For an external clock, the blink rate can be calculated by dividing the clock frequency by 28,672 . This function will override the Flash function when it is active. To use this function with multiple display systems see the Reset section.

## Self Test Function (Bits 5, 6)

Bit 6 of the Control Word Register is used to initiate the self test function. Results of the internal self test are stored in bit 5 of the Control Word. Bit 5 is a read only bit where bit $5=" 1$ " indicates a passed self test and bit $5=$ " 0 " indicates a failed self test.

Setting bit 6 to a logic 1 will start the self test function. The built-in self test function of the IC consists of two internal routines which exercises major portions of the IC and illuminates all of the LEDs. The first routine cycles the ASCII decoder ROM through all states and performs a checksum on the output. If the checksum agrees with the correct value, bit 5 is set to " 1 ." The second routine provides a visual test of the LEDs using the drive circuitry. This is accomplished by writing checkered and inverse checkered patterns to the display. Each pattern is displayed for approximately 2 seconds.

During the self test function the display must not be accessed. The time needed to execute the self test function is calculated by multiplying the clock period by 262,144 . For example, assume a clock frequency of 58 KHz , then the time to execute the self test function frequency is equal to $(262,144 / 58,000)=4.5$ second duration.

At the end of the self test function, the Character RAM is loaded with blanks, the Control Word Register is set to zeros
except for bit 5, and the Flash
RAM is cleared and the UDC
Address Register is set to all ones.

## Clear Function (Bit 7)

Bit 7 of the Control Word will clear the Character RAM and the Flash RAM. Setting bit 7 to a " 1 " will start the clear function. Three clock cycles ( 110 ms min. using the internal refresh clock) are required to complete the clear function. The display must not be accessed while the display is being cleared. When the clear function has been completed, bit 7 will be reset to a "0." The ASCII character code for a space $(20 \mathrm{H})$ will be loaded into the Character RAM to blank the display and the Flash RAM will be loaded with " 1 "s. The UDC RAM, UDC Address Register and the remainder of the Control Word are unaffected.

## Display Reset

Figure 7 shows the logic levels needed to reset the display. The display should be reset on Power-up. The external Reset clears the Character RAM, Flash RAM, Control Word and resets the internal counters. After the rising edge of the Reset signal, three clock cycles ( 110 ms min. using the internal refresh clock)


Figure 7. Logic levels to reset the display.
are required to complete the reset sequence. The display must not be accessed while the display is being reset. The ASCII Character code for a space (20H) will be loaded into the Character RAM to blank the display. The Flash RAM and Control Word Register are loaded with all "0"s. The UDC RAM and UDC Address Register are unaffected. All displays which operate with the same clock source must be simultaneously reset to synchronize the Flashing and Blinking functions.

## Mechanical Considerations

The HDSP-253X is assembled by die attaching and wire bonding 280 LED chips and a CMOS IC to a thermally conductive printed circuit board. A polycarbonate lens placed over the pcb creates an air gap over the LED wire bonds. A backfill epoxy seals the display package.

Figure 8 shows the proper method to insert the display by hand. To prevent damage to the LED wire bonds, apply pressure uniformly with fingers located at both ends of the part. Using a tool, shown in Figure 9, such as a screwdriver or pliers to push the display into the printed circuit board or socket may damage the LED wire bonds. The force exerted by a screwdriver is sufficient to push the lens into the LED wire bonds. The bent wire bonds cause shorts or opens that result in catastrophic failure of the LEDs.


Figure 8. Proper method to manually insert a display.


Figure 9. Improper method to manually insert a display.

## Thermal Considerations

The HDSP-253X can operate from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The display's low thermal resistance allows heat to flow from the CMOS IC to the 24 package pins. Typically, this heat is conducted through the printed circuit board traces to free air. For most applications, no additional
heatsinking is needed.
Illuminating all 280 LEDs
simultaneously at full brightness is not recommended for continuous operation. However, all 280 LEDs can be illuminated simultaneously at full brightness for 10 seconds at $25^{\circ} \mathrm{C}$ as a lamp test.

The IC has a maximum allowable junction temperature of $150^{\circ} \mathrm{C}$. The IC junction temperature can be calculated with the following equation:
$\mathrm{T}_{\mathrm{J}} \mathrm{MAX}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \times \mathrm{R} \theta_{\mathrm{J}-\mathrm{A}}\right)$
$\mathrm{T}_{\mathrm{J}} \mathrm{MAX}$ is the maximum allowable IC junction temperature.
$\mathrm{T}_{\mathrm{A}}$ is the ambient temperature surrounding the display.
$P_{D}$ is the power dissipated by the IC.
$\mathrm{R} \theta_{\mathrm{J}-\mathrm{A}}$ is the thermal resistance from the IC through the display package and printed circuit board to the ambient.

A typical value for $R \theta_{\mathrm{J}-\mathrm{A}}$ is $39^{\circ} \mathrm{C} / \mathrm{W}$. This value is typical for a display mounted in a socket and covered with a plastic filter. The socket is soldered to a 0.062 in. thick printed circuit board with 0.020 in . wide one-ounce copper traces.
$P_{D}$ can be calculated as follows:
$P_{D}=V_{D D} \times I_{D D}$
$\mathrm{V}_{\mathrm{DD}}$ is the supply voltage and $I_{D D}$ is the supply current.
$\mathrm{V}_{\mathrm{DD}}$ can vary from 4.5 V to 5.5 V .
$\mathrm{I}_{\mathrm{DD}}$ changes with $\mathrm{V}_{\mathrm{DD}}$, temperature, brightness level, and number of on-pixels.

For AlGaAs
$\mathrm{I}_{\mathrm{DD}}(\#)=\left(83.8 \times \mathrm{V}_{\mathrm{DD}}-0.35 \times \mathrm{T}_{\mathrm{J}}\right)$
x B x N/8
$\mathrm{I}_{\mathrm{DD}}(\mathrm{V})=\left(63 \times \mathrm{V}_{\mathrm{DD}}-0.79 \times \mathrm{T}_{\mathrm{J}}\right) \mathrm{x}$
B x N/8
For the other colors
$\mathrm{I}_{\mathrm{DD}}(\#)=\left(75.4 \times \mathrm{V}_{\mathrm{DD}}-0.28 \times \mathrm{T}_{\mathrm{J}}\right)$ x B x N/8
$\mathrm{I}_{\mathrm{DD}}(\mathrm{V})=\left(54 \times \mathrm{V}_{\mathrm{DD}}-0.6 \times \mathrm{T}_{\mathrm{J}}\right) \times \mathrm{B}$ $\mathrm{x} \mathrm{N} / 8$
$I_{D D}(\#)$ is the supply current using "\#" as the displayed character.
$\mathrm{I}_{\mathrm{DD}}(\mathrm{V})$ is the supply current using "V" as the displayed character.
$\mathrm{T}_{\mathrm{J}}$ is the IC junction
temperature.
$B$ is the percent brightness level.
N is the number of characters illuminated.

Operation in high temperature ambients may require power derating or heatsinking.
Figure 10 shows how to derate the power for an HDSP-253X. You can reduce the power by tighter supply voltage regulation or lowering the brightness level.

Table 3 shows the calculated maximum allowable ambient temperature for several different sets of operating conditions. The
worst case alphanumeric characters (\#,@,B) have 20 pixels. Displaying eight 20-pixel characters will not occur in normal operation. Thus, using eight 20-pixel characters to calculate power dissipation will over estimate the power and the IC junction temperature. The average number of pixels per character, supply voltage, brightness level, and number of characters are needed to calculate the power dissipated by the IC. The ambient temperature, power dissipated by the IC, and the thermal resistance are then used to calculate IC junction temperature. The typical alphanumeric character is 15 pixels. For conditions not listed in Table 3, you can calculate the power dissipated by the IC and use Figure 10 to determine the maximum ambient temperature.


Figure 10. M aximum allow able power dissipation vs. ambient temperature. $\mathrm{T}_{\mathrm{J}} \mathrm{MAX}=150^{\circ} \mathrm{C}$ or $120^{\circ} \mathrm{C}$.

Table 3. Maximum Allow able Ambient Temperature for Various Operating Conditions AIGaAs Red

| Character | Number of Characters | Brightness Level | $\begin{aligned} & V_{D D} \\ & \mathbf{V} \end{aligned}$ | $\begin{aligned} & \hline I_{D D} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \mathrm{P}_{\mathrm{D}} \\ & \mathrm{~W} \end{aligned}$ | $\begin{aligned} & \mathrm{R} \theta_{\mathrm{J}}-\mathrm{A} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}} \mathrm{MAX} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# (20 dots) | 8 | 100\% | 5.5 | 408 | 2.2 | 39 | 64 |
| \# (20 dots) | 8 | 100\% | 5.25 | 387 | 2.0 | 39 | 72 |
| \# (20 dots) | 8 | 100\% | 5.0 | 366 | 1.8 | 39 | 80 |
| \# (20 dots) | 7 | 100\% | 5.5 | 357 | 2.0 | 39 | 72 |
| \# (20 dots) | 6 | 100\% | 5.5 | 306 | 1.7 | 39 | 84 |
| \# (20 dots) | 8 | 80\% | 5.5 | 327 | 1.8 | 39 | 80 |
| \# (20 dots) | 8 | 80\% | 5.25 | 310 | 1.6 | 39 | 85 |
| \# (20 dots) | 8 | 53\% | 5.5 | 216 | 1.2 | 39 | 85 |
| V (12 dots) | 8 | 100\% | 5.5 | 228 | 1.3 | 39 | 85 |

Table 4. Maximum Allowable Ambient Temperature for Various Operating Conditions (cont'd.) All Colors Except AIGaAs Red

| Character | Number of Characters | Brightness Level | $\begin{aligned} & \hline V_{D D} \\ & \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{IDD}_{\mathrm{DD}} \\ & \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & \hline \mathrm{P}_{\mathrm{D}} \\ & \mathrm{~W} \end{aligned}$ | $\begin{aligned} & \hline \mathbf{R} \theta_{j} \cdot \mathrm{~A} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ | $\begin{aligned} & \mathrm{T}_{\mathrm{A}} \text { MAX } \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \# (20 dots) | 8 | 100\% | 5.5 | 373 | 2.0 | 39 | 72 |
| \# (20 dots) | 8 | 100\% | 5.25 | 354 | 1.9 | 39 | 77 |
| \# (20 dots) | 8 | 100\% | 5.0 | 335 | 1.67 | 39 | 85 |
| \# (20 dots) | 7 | 100\% | 5.5 | 326 | 1.8 | 39 | 80 |
| \# (20 dots) | 6 | 100\% | 5.5 | 280 | 1.5 | 39 | 85 |
| \# (20 dots) | 8 | 80\% | 5.5 | 298 | 1.6 | 39 | 85 |
| V (12 dots) | 8 | 100\% | 5.5 | 207 | 1.1 | 39 | 85 |

The actual IC temperature is easy to measure. Pin 17 is thermally and electrically connected to the IC substrate. The thermal resistance from pin 17 to the IC is $16^{\circ} \mathrm{C} / \mathrm{W}$. The procedure to measure the IC junction temperature is as follows:

1. $M$ easure $V_{D D}$ and $I_{D D}$ for the display. $M$ easure $V_{D D}$ betw een pins 15 and 16 . M easure the current entering pin 15.
2. M easure the temperature of pin 17 after 45 minutes. Use an electrically isolated thermal couple probe.
3. $T_{j}(I C)=T_{\text {pin }}+V_{D D} \times I_{D D} \times 16^{\circ} \mathrm{C} / \mathrm{W}$.

## Ground Connections

Two ground pins are provided to keep the internal IC logic ground clean. The designer can, when necessary, route the analog ground for the LED drivers separately from the logic ground until an appropriate ground plane is available. On long interconnections between the display and the host system, the designer can keep voltage drops on the analog ground from affecting the display logic levels by isolating the two grounds.

The logic ground should be connected to the same ground potential as the logic interface circuitry. The analog ground and the logic ground should be connected at a common ground which can withstand the current
induced by the switching LED drivers. When separate ground connections are used, the analog ground can vary from - 0.3 V to +0.3 V with respect to the logic ground. Voltage below -0.3 V can cause all dots to be on. Voltage above +0.3 V can cause dimming and dot mismatch.

## Solder and Post Solder Cleaning

Note: Freon vapors can cause the black paint to peel off the display. See Application Note 1027 for information on soldering and post solder cleaning.

## Contrast Enhancement (Filtering)

See Application Note 1015 for information on contrast enhancement.

| Intensity Bin Limits for <br> HDSP- 2534 |  |
| :--- | :---: | | Intensity Range (mcd) |  |  |
| :--- | :--- | :--- |
| Bin | Min. | Max. |
|  | 5.12 | 9.01 |
|  | 7.68 | 13.52 |
| $K$ | 11.52 | 20.28 |
| $L$ | 17.27 | 30.42 |
| M | 25.91 | 45.63 |

## Note:

Test conditions as specified in Optical Characteristic table.

Intensity Bin Limits for HDSP-253x

|  | Intensity Range (mcd) |  |
| :--- | :--- | :--- |
| Bin | Min. | Max. |
| $G$ | 2.50 | 4.00 |
| $H$ | 3.41 | 6.01 |
|  | 5.12 | 9.01 |
|  | 7.68 | 13.52 |
| $K$ | 11.52 | 20.28 |

## Note:

Test conditions as specified in Optical
Characteristic table.

## Color Bin Limits

| Color | Bin | Color Range (nm) |  |
| :--- | :--- | :--- | :--- |
|  |  | 576.0 | Min. |
|  | 2 | Max. |  |
|  | 3 | 573.0 |  |
|  | 4 | 5670.0 | 577.0 |
| Yellow | 3 | 581.5 | 581.0 |
|  | 4 | 584.0 | 587.5 |
|  | 5 | 586.5 | 590.0 |
|  | 6 | 589.0 | 592.5 |
|  | 7 | 591.5 | 595.0 |

## Note:

Test conditions as specified in Optical Characteristic table.

