
SCAS452E - SEPTEMBER 1994 - REVISED OCTOBER 2002


- 4.5-V to 5.5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V

SN54ACT245 . . . J OR W PACKAGE SN74ACT245 . . . DB, DW, N, NS, OR PW PACKAGE (TOP VIEW)



- Max t_{pd} of 8 ns at 5 V
- Inputs Are TTL-Voltage Compatible

SN54ACT245 . . . FK PACKAGE (TOP VIEW)



description/ordering information

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

When the output-enable (\overline{OE}) is low, the device passes noninverted data from the A bus to the B bus or from the B bus to the A bus, depending upon the logic level at the direction-control (DIR) input. A high on \overline{OE} disables the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74ACT245N	SN74ACT245N	
	SOIC - DW	Tube	SN74ACT245DW	ACT245	
–40°C to 85°C	SOIC - DW	Tape and reel	SN74ACT245DWR	AC1245	
-40°C to 85°C	SOP - NS	Tape and reel	SN74ACT245NSR	ACT245	
	SSOP - DB	Tape and reel	SN74ACT245DBR	AD245	
	TSSOP – PW	Tape and reel	SN74ACT245PWR	AD245	
	CDIP – J	Tube	SNJ54ACT245J	SNJ54ACT245J	
–55°C to 125°C	CFP – W	Tube	SNJ54ACT245W	SNJ54ACT245W	
	LCCC - FK	Tube	SNJ54ACT245K	SNJ54ACT245FK	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet



FUNCTION TABLE (each transceiver)

INP	UTS	ODEDATION				
OE	DIR	OPERATION				
L	L	B data to A bus				
L	Н	A data to B bus				
Н	X	Isolation				

logic diagram (positive logic)



To Seven Other Channels

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{CC}		–0.5 V to 7 V
Input voltage range, V _I (see Note 1)		
Output voltage range, V _O (see Note 1)		
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$).		
Output clamp current, IOK (VO < 0 or VO > VCO	c)	±20 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	-	±50 mA
Continuous current through V _{CC} or GND		±200 mA
Package thermal impedance, θ _{JA} (see Note 2)	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
	PW package	83°C/W
Storage temperature range, T _{sto}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

		SN54ACT245		SN74A	UNIT	
		MIN	MAX	MIN	MAX	UNII
Vcc	Supply voltage	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		V
V _{IL}	Low-level input voltage		0.8		0.8	V
٧ _I	Input voltage	0	VCC	0	VCC	V
٧o	Output voltage	0	VCC	0	VCC	V
ІОН	High-level output current		-24		-24	mA
l _{OL}	Low-level output current		24		24	mA
Δt/Δν	Input transition rise or fall rate		8		8	ns/V
TA	Operating free-air temperature	– 55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	T.,	T,	_A = 25°C	;	SN54A	CT245	SN74A	CT245	
PA	RAWEIER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
		I _{OH} = -50 μA	4.5 V	4.4	4.49		4.4		4.4		
			5.5 V	5.4	5.49		5.4		5.4		
\/a		lou = 24 mA	4.5 V	3.88			3.7		3.76		V
Vон		I _{OH} = -24 mA	5.5 V	4.86			4.7		4.76		V
		I _{OH} = -50 mA [†]	5.5 V				3.85				
		$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V						3.85		
		In 50A	4.5 V		0.001	0.1		0.1		0.1	V
	V _{OL}	I _{OL} = 50 μA	5.5 V		0.001	0.1		0.1		0.1	
\ _{\/}		I _{OL} = 24 mA	4.5 V			0.36		0.5		0.44	
VOL			5.5 V			0.36		0.5		0.44	
		I _{OL} = 50 mA [†]	5.5 V					1.65			
		I _{OL} = 75 mA [†]	5.5 V							1.65	
loz	A or B ports‡	$V_O = V_{CC}$ or GND	5.5 V			±0.5		±10		±5	μΑ
II	OE or DIR	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1		±1	μΑ
Icc		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			4		80		40	μΑ
ΔI _{CC} §	3	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.6			1.6		1.5	mA
Ci		V _I = V _{CC} or GND	5 V		4.5						pF
C _{io}		$V_O = V_{CC}$ or GND	5 V		15					·	pF

Thot more than one output should be tested at a time, and the duration of the test should not exceed 2 ms.



[‡] For I/O ports, the parameter I_{OZ} includes the input leakage current.

[§] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.


switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	T,	չ = 25°C	;	SN54A	CT245	SN74A	CT245	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t _{PLH}	A == D	B or A	1	4	7.5	1	9	1.5	8	20
t _{PHL}	A or B		1	4	8	1	10	1	9	ns
^t PZH	ŌĒ	A or B	1	5	10	1	12	1.5	11	20
t _{PZL}	OE	AUIB	1	5.5	10	1	13	1.5	12	ns
^t PHZ	ŌĒ	A or B	1	5.5	10	1	12	1	11	20
t _{PLZ}	OE	AUIB	1	5	10	1	12	1.5	11	ns

operating characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Ī	C _{pd} Power dissipation capacitance	C _L = 50 pF, f = 1 MHz	45	pF

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_Q = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated