



Integrated Device Technology, Inc.

FAST CMOS BUFFER/CLOCK DRIVER

IDT54/74FCT810BT/CT

FEATURES:

- 0.5 MICRON CMOS technology
- Guaranteed low skew < 600ps (max.)
- Very low duty cycle distortion < 700ps (max.)
- Low CMOS power levels
- TTL compatible inputs and outputs
- TTL level output voltage swings
- High drive: -32mA IOH, 48mA IOL
- Two independent output banks with 3-state control
 - One 1:5 Inverting bank
 - One 1:5 Non-Inverting bank
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Available in DIP, SOIC, SSOP, QSOP, CERPACK and


LCC packages

- Military product compliant to MIL-STD-883, Class B


DESCRIPTION:

The IDT54/74FCT810BT/CT is a dual bank inverting/ non-inverting clock driver built using advanced dual metal CMOS technology. It consists of two banks of drivers, one inverting and one non-inverting. Each bank drives five output buffers from a standard TTL-compatible input. The IDT54/74FCT810BT/CT have low output skew, pulse skew and package skew. Inputs are designed with hysteresis circuitry for improved noise immunity. The outputs are designed with TTL output levels and controlled edge rates to reduce signal noise. The part has multiple grounds, minimizing the effects of ground inductance.


FUNCTIONAL BLOCK DIAGRAMS



PIN CONFIGURATIONS



DIP/SOIC/SSOP/QSOP/CERPACK
TOP VIEW



LCC
TOP VIEW

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

3103 drw 03

MILITARY AND COMMERCIAL TEMPERATURE RANGES

OCTOBER 1995

PIN DESCRIPTION

Pin Names	Description
$\overline{OE}_A, \overline{OE}_B$	3-State Output Enable Inputs (Active LOW)
INA, INB	Clock Inputs
OAn, \overline{OB}_n	Clock Outputs

3103 tbl 01

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	4.5	6.0	pF
COU	Output Capacitance	VOUT = 0V	5.5	8.0	pF

3103 Ink 02

NOTE:

1. This parameter is measured at characterization but not tested.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc +0.5	-0.5 to Vcc +0.5	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	-60 to +120	-60 to +120	mA

3103 Ink 03

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
2. Input and Vcc terminals.
3. Output and I/O terminals.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified

Commercial: TA = 0°C to +70°C, Vcc = 5.0V ± 5%; Military: TA = -55°C to +125°C, Vcc = 5.0V ± 10%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Level	Guaranteed Logic HIGH Level		2.0	—	—	V
VIL	Input LOW Level	Guaranteed Logic LOW Level		—	—	0.8	V
IiH	Input HIGH Current ⁽⁵⁾	Vcc = Max.	Vi = 2.7V	—	—	±1	µA
IiL	Input LOW Current ⁽⁵⁾	Vcc = Max.	Vi = 0.5V	—	—	±1	µA
IOZH	High Impedance Output Current (3-State Output pins) ⁽⁵⁾	Vcc = Max.	Vo = 2.7V	—	—	±1	µA
IOZL			Vo = 0.5V	—	—	±1	µA
Ii	Input HIGH Current ⁽⁵⁾	Vcc = Max., Vi = Vcc (Max.)		—	—	±1	µA
Vik	Clamp Diode Voltage	Vcc = Min., IiN = -18mA		—	-0.7	-1.2	V
Ios	Short Circuit Current	Vcc = Max. ⁽³⁾ , Vo = GND		-60	-120	-225	mA
VOH	Output HIGH Voltage	Vcc = Min. VIN = VIH or VIL	IOH = -12mA MIL. IOH = -15mA COM'L.	2.4	3.3	—	V
			IOH = -24mA MIL. IOH = -32mA COM'L. ⁽⁴⁾	2.0	3.0	—	
VOL	Output LOW Voltage	Vcc = Min. VIN = VIH or VIL	IOL = 32mA MIL. IOL = 48mA COM'L.	—	0.3	0.55	V
IOFF	Input/Output Power Off Leakage ⁽⁵⁾	Vcc = 0V, VIN or Vo ≤ 4.5V		—	—	±1	µA
VH	Input Hysteresis for all inputs	—		—	150	—	mV
ICCL	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	5	500	µA
ICCH							
ICCZ							

3103 Ink 04

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at Vcc = 5.0V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. Duration of the condition can not exceed one second.
5. The test limit for this parameter is ± 5µA at TA = -55°C.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	2.0	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open $\overline{OE}_A = \overline{OE}_B = \text{GND}$ 50% Duty Cycle	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	60	100	$\mu\text{A}/$ MHz/bit
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open $f_o = 25\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \text{GND}, \overline{OE}_B = V_{CC}$	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	7.5	13	mA
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	7.8	14.0	
		$V_{CC} = \text{Max.}$ Outputs Open $f_o = 50\text{MHz}$ 50% Duty Cycle $\overline{OE}_A = \overline{OE}_B = \text{GND}$	$V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$	—	30.0	50.5 ⁽⁵⁾	
			$V_{IN} = 3.4V$ $V_{IN} = \text{GND}$	—	30.5	52.5 ⁽⁵⁾	

3103 tbl 05

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input; ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_o N_o)$
 $I_{CC} = \text{Quiescent Current (} I_{CCL}, I_{CCH} \text{ and } I_{CCZ})$
 $\Delta I_{CC} = \text{Power Supply Current for a TTL High Input (} V_{IN} = 3.4V)$
 $D_H = \text{Duty Cycle for TTL Inputs High}$
 $N_T = \text{Number of TTL Inputs at } D_H$
 $I_{CCD} = \text{Dynamic Current Caused by an Input Transition Pair (HLH or LHL)}$
 $f_o = \text{Output Frequency}$
 $N_o = \text{Number of Outputs at } f_o$
 All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE^(3,4)

Symbol	Parameter	Condition ⁽¹⁾	IDT54/74FCT810BT				IDT54/74FCT810CT				Unit
			Com'l.		Mil.		Com'l.		Mil.		
			Min. ⁽²⁾	Max.							
tPLH tPHL	Propagation Delay INA to OAn, INB to \overline{OB}_n	CL = 50pF RL = 500Ω	1.5	4.5	1.5	4.9	1.5	4.3	1.5	4.6	ns
tR	Output Rise Time		—	1.5	—	2.0	—	1.5	—	2.0	ns
tF	Output Fall Time		—	1.5	—	1.5	—	1.5	—	1.5	ns
tsk1(o)	Output skew (same bank): skew between outputs of same bank and same package (same transition)		—	0.5	—	0.9	—	0.3	—	0.7	ns
tsk2(o)	Output skew (all banks): skew between outputs of all banks of same package (inputs tied together)		—	0.7	—	1.1	—	0.6	—	1.0	ns
tsk(p)	Pulse skew: skew between opposite transitions of same output (tPHL-tPLH)		—	0.7	—	1.2	—	0.7	—	1.1	ns
tsk(t)	Package skew: skew between outputs of different packages at same power supply voltage, temperature, package type and speed grade		—	1.2	—	1.5	—	1.0	—	1.2	ns
tPZL tPZH	Output Enable Time \overline{OE}_A to OAn, \overline{OE}_B to \overline{OB}_n		1.5	6.0	1.5	6.5	1.5	5.0	1.5	6.0	ns
tPLZ tPHZ	Output Disable Time \overline{OE}_A to OAn, \overline{OE}_B to \overline{OB}_n		1.5	6.0	1.5	6.5	1.5	5.0	1.5	6.0	ns


NOTES:

1. See test circuits and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. tPLH, tPHL, tsk(t) are production tested. All other parameters guaranteed but not production tested.
4. Propagation delay range indicated by Min. and Max. limit is due to Vcc, operating temperature and process parameters. These propagation delay limits do not imply skew.

3103 tbl 06

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUIT FOR ALL OUTPUTS



ENABLE AND DISABLE TIME SWITCH POSITION

Test	Switch
Disable LOW Enable LOW	Closed
Disable HIGH Enable HIGH	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


3103 Ink 07

TEST WAVEFORMS

PACKAGE DELAY




OUTPUT SKEW (SAME BANK) - tsk1(o)




$$tsk1(o) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

OUTPUT SKEW (ALL BANKS) - tsk2(o)




$$tsk2(o) = |t_{PHL2} - t_{PLH1}| \text{ or } |t_{PLH2} - t_{PHL1}|$$

PULSE SKEW - tsk(p)



$$tsk(p) = |t_{PHL} - t_{PLH}|$$

PACKAGE SKEW - tsk(t)




$$tsk(t) = |t_{PD2a} - t_{PD1a}| \text{ or } |t_{PD2b} - t_{PD1b}|$$

Package 1 and Package 2 are same device type and speed grade


NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: $f \leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$

ENABLE AND DISABLE TIMES



ORDERING INFORMATION



3103 drw 13