MULTIPLE RS-232 DRIVERS AND RECEIVERS

SLLS181C - DECEMBER 1994 - REVISED OCTOBER 2003

•	Single Chip With Easy Interface Between UART and Serial-Port Connector of IBM™	DB, DW, OR N PACKAGE (TOP VIEW)				
	PC/AT™ and Compatibles	٧ الر	7, ₀₀ 1, _V ,			
•	Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards	V _{DD} 1 RA1 2 RA2 3	20 V _{CC} 19 RY1 18 RY2			
•	Supports Data Rates Up To 120 kbit/s	RA3 [4	17 RY3			
•	ESD Protection Meets or Exceeds 10 kV on	DY1 🛮 5	16 DA1			
	RS-232 Pins and 3.5 kV on All Other Pins	DY2 🛛 6	15 DA2			
	(Human-Body Model)	RA4 🛛 7	14 🛮 RY4			
•	Pin-to-Pin Compatible With the SN75C185	DY3 🛛 8	13 🛮 DA3			
		RA5 🛛 9	12 🛮 RY5			
desc	cription/ordering information	V _{SS} 🛚 10	11 🛚 GND			

description/ordering information

The SN75185 combines three drivers and five receivers from the TI SN75188 and SN75189 bipolar guadruple drivers and receivers, respectively. The pinout matches the flow-through design of the SN75C185 to decrease the part count, reduce the board space required, and allow easy interconnection of the UART and serial-port connector of IBM™ PC/AT™ and compatibles. The bipolar circuits and processing of the SN75185 provide a rugged low-cost solution for this function at the expense of quiescent power and external passive components relative to the SN75C185.

The SN75185 complies with the requirements of the TIA/EIA-232-F and ITU v.28 standards. These standards are for data interchange between a host computer and peripheral at signaling rates up to 20 kbit/s. The switching speeds of the SN75185 are fast enough to support rates up to 120 kbit/s with lower capacitive loads (shorter cables). Interoperability at the higher signaling rates cannot be assured unless the designer has design control of the cable and the interface circuits at both ends. For interoperability at signaling rates to 120 kbit/s, use of TIA/EIA-423-B (ITU v.10) and TIA/EIA-422-B (ITU v.11) standards is recommended.

The SN75185 is characterized for operation over the temperature range of 0°C to 70°C.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP (N)	Tube of 20	SN75185N	SN75185N
	SOIC (DW)	Tube of 25	SN75185DW	CNIZE40E
0°C to 70°C		Reel of 2000	SN75185DWR	SN75185
	SSOP (DB)	Tube of 70	SN75185DB	A405
		Reel of 2000	SN75185DBR	A185

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


IBM and PC/AT are trademarks of IBM Corporation.



logic diagram (positive logic)




schematic of drivers



Resistor values shown are nominal.



schematic (each receiver)



Resistor values shown are nominal.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage (see Note 1): V _{CC}
V _{DD} 15 V
V _{SS} 15 V
Input voltage range: Driver –15 V to 7 V
Receiver
Driver output voltage range
Receiver low-level output current
Package thermal impedance, θ _{JA} (see Notes 2 and 3): DB package
DW package 58°C/W
N package 69°C/W
Operating virtual junction temperature, T _J
Electrostatic discharge: Human-Body Model: RS-232 pins, class 3, A (see Note 4)
All pins, class 3, A (see Note 5)
Machine Model: RS-232 pins, class 3, B (see Note 6) 600 V
All pins, class 3, B (see Note 4)
Storage temperature range, T _{stg} –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to the network ground terminal.
 - 2. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 4. RS-232 pins are tested with respect to ground and to each other.
 - 5. Per MIL-PRF-38535
 - 6. RS-232 pins are tested with respect to ground.



SN75185 MULTIPLE RS-232 DRIVERS AND RECEIVERS

SLLS181C - DECEMBER 1994 - REVISED OCTOBER 2003

recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	V
V_{DD}	Supply voltage		7.5	9	15	V
VSS	Supply voltage		-7.5	-9	-15	V
V _{IH} High-level input voltage (drivers only)		1.9			V	
VIL	V _{IL} Low-level input voltage (drivers only)				0.8	V
		rivers			-6	A
ІОН	High-level output current	eceivers			-0.5	mA
	Drivers				6	4
lOL	DL Low-level output current Receivers				16	mA
TA	Operating free-air temperature		0		70	°C

supply currents

	PARAMETER		TEST CO	IDITIONS	MIN MAX	UNIT
Icc	Supply current from V _{CC}	All inputs at 5 V,	No load,	V _{CC} = 5 V	30	mA
				$V_{DD} = 9 V$, $V_{SS} = -9 V$	15	
		All inputs at 1.9 V,	No load	$V_{DD} = 12 \text{ V}, \qquad V_{SS} = -12 \text{ V}$	19	1
	0 1 11			$V_{DD} = 15 \text{ V}, \qquad V_{SS} = -15 \text{ V}$	25	
IDD	Supply current from V _{DD}			$V_{DD} = 9 V$, $V_{SS} = -9 V$	4.5	mA
		All inputs at 0.8 V,	No load	$V_{DD} = 12 \text{ V}, \qquad V_{SS} = -12 \text{ V}$	5.5	
				$V_{DD} = 15 \text{ V}, \qquad V_{SS} = -15 \text{ V}$	9	
				$V_{DD} = 9 \text{ V}, \qquad V_{SS} = -9 \text{ V}$	-15	
		All inputs at 1.9 V,	No load	$V_{DD} = 12 \text{ V}, \qquad V_{SS} = -12 \text{ V}$	-19	1
ISS				$V_{DD} = 15 \text{ V}, \qquad V_{SS} = -15 \text{ V}$	-25	J
	Supply current from VSS			$V_{DD} = 9 \text{ V}, \qquad V_{SS} = -9 \text{ V}$	-3.2	mA
		All inputs at 0.8 V,	No load	$V_{DD} = 12 \text{ V}, \qquad V_{SS} = -12 \text{ V}$	-3.2	1
				$V_{DD} = 15 \text{ V}, \qquad V_{SS} = -15 \text{ V}$	-3.2	1



SLLS181C - DECEMBER 1994 - REVISED OCTOBER 2003

DRIVER SECTION

electrical characteristics over recommended operating free-air temperature range, V_{DD} = 9 V, V_{SS} = -9 V, V_{CC} = 5 V (unless otherwise noted)

	PARAMETER		TEST CONDITI	ONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	$V_{IL} = 0.8 V$,	$R_L = 3 k\Omega$,	See Figure 1	6	7.5		V
VOL	Low-level output voltage (see Note 7)	$V_{IH} = 1.9 V,$	$R_L = 3 k\Omega$,	See Figure 1		-7.5	-6	V
lн	High-level input current	V _I = 5 V,	See Figure 2				10	μΑ
I _{IL}	Low-level input current	V _I = 0,	See Figure 2				-1.6	mA
los(H)	High-level short-circuit output current (see Note 8)	V _{IL} = 0.8 V,	V _O = 0,	See Figure 1	-4.5	-12	-19.5	mA
I _{OS(L)}	Low-level short-circuit output current	V _{IH} = 2 V,	$V_{O} = 0$,	See Figure 1	4.5	12	19.5	mA
ro	Output resistance (see Note 9)	$V_{CC} = V_{DD} =$	$V_{SS} = 0$,	$V_0 = -2 \text{ V to } 2 \text{ V}$	300			Ω

- NOTES: 7. The algebraic convention, in which the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only (e.g., if –10 V is maximum, the typical value is a more negative voltage).
 - 8. Output short-circuit conditions must maintain the total power dissipation below absolute maximum ratings.
 - 9. Test conditions are those specified by TIA/EIA-232-F and as listed above.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25°C (see Figure 3)

	PARAMETER	TEST CON	TEST CONDITIONS		TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C _L = 15 pF		315	500	ns
tPHL	Propagation delay time, high- to low-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$	C _L = 15 pF		75	175	ns
			C _L = 15 pF		60	100	ns
tTLH	Transition time, low- to high-level output	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$	C _L = 2500 pF, See Note 10		1.7	2.5	μs
			C _L = 15 pF		40	75	ns
^t THL	Transition time, high- to low-level output	R_L = 3 kΩ to 7 kΩ	C _L = 2500 pF, See Note 11		1.5	2.5	μs

- NOTES: 10. Measured between –3-V and 3-V points of the output waveform (TIA/EIA-232-F conditions); all unused inputs are tied either high or low.
 - 11. Measured between 3-V and -3-V points of the output waveform (TIA/EIA-232-F conditions); all unused inputs are tied either high or low.



RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP [†]	MAX	UNIT
.,	Positive-going threshold voltage	0 5 5	T _A = 25°C	1.75	1.9	2.3	
V _{T+}		See Figure 5	$T_A = 0$ °C to 70 °C	1.55		2.3	.,
V _T _	Negative-going threshold voltage			0.75	0.97	1.25	V
V _{hys}	Input hysteresis (V _{T+} - V _{T-})			0.5			
V _{OH} High-level output voltage	Disk level extent value	0.5 4	V _{IH} = 0.75 V	2.6	4	5	V
	High-level output voltage	$I_{OH} = -0.5 \text{ mA}$	Inputs open	2.6			
VOL	Low-level input voltage	I _{OL} = 10 mA,	V _I = 3 V		0.2	0.45	V
	Diah lavalianat samat	V _I = 25 V,	See Figure 5	3.6		8.3	
IН	High-level input current	V _I = 3 V,	See Figure 5	0.43			mA
	Lava basel autout assessed	V _I = −25 V,	See Figure 5	-3.6		-8.3	A
ΊL	Low-level output current	V _I = −3 V,	See Figure 5	-0.43			mA
los	Short-circuit output current	See Figure 4			-3.4	-12	mA

[†] All typical values are at $T_A = 25$ °C, $V_{CC} = 5$ V, $V_{DD} = 9$ V, and $V_{SS} = -9$ V.

switching characteristics, V_{CC} = 5 V, V_{DD} = 12 V, V_{SS} = -12 V, T_A = 25°C (see Figure 6)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low- to high-level output	$C_L = 50 pF$,	$R_L = 5 \text{ k}\Omega$		107	500	ns
tPHL	Propagation delay time, high- to low-level output	$C_L = 50 \text{ pF},$	$R_L = 5 \text{ k}\Omega$		42	150	ns
tTLH	Transition time, low- to high-level output	$C_L = 50 pF$,	$R_L = 5 \text{ k}\Omega$		175	525	ns
tTHL	Transition time, high- to low-level output	$C_L = 50 pF$,	$R_L = 5 \text{ k}\Omega$		16	60	ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit for V_{OH} , V_{OL} , $I_{OS(H)}$, and $I_{OS(L)}$





Figure 2. Driver Test Circuit for IIH and IIL

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. The pulse generator has the following characteristics: t_W = 25 μ s, PRR = 20 kHz, Z_O = 50 Ω , t_f = t_f < 50 ns.

Figure 3. Driver Test Circuit and Voltage Waveforms





Figure 4. Receiver Test Circuit for IOS


Figure 5. Receiver Test Circuit for V_T, V_{OH}, and V_{OL}





- NOTES: A. C_L includes probe and jig capacitance.
 - B. The pulse generator has the following characteristics: $t_W = 25 \mu s$, PRR = 20 kHz, $Z_Q = 50 \Omega$, $t_f = t_f < 50 ns$.


Figure 6. Receiver Propagation and Transition Times

TYPICAL CHARACTERISTICS DRIVER SECTION













TYPICAL CHARACTERISTICS

RECEIVER SECTION









NOTE A: This figure shows the maximum amplitude of a positive-going pulse that, starting from 0 V, will not cause a change in the output level.

Figure 13



APPLICATION INFORMATION

Diodes placed in series with the V_{DD} and V_{SS} leads protect the SN75185 in the fault condition. In the fault condition, the device outputs are shorted to ± 15 V, and the power supplies are at low and provide low-impedance paths to ground (see Figure 15).





Figure 15. Power-Supply Protection to Meet Power-Off Fault Conditions of TIA/EIA-232-F



[†] See Figure 10 to select the correct values for the loading capacitors (C1, C2, and C3), which are required to meet the RS-232 maximum slew-rate requirement of 30 V/μs. The value of the loading capacitors required depends on the line length and desired slew rate, but typically is 330 pF.


Figure 16. Typical Connection



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

DW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated