


IRFD320

HEXFET® Power MOSFET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- For Automatic Insertion
- End Stackable
- Fast Switching
- Ease of paralleling
- Simple Drive Requirements




$$V_{DSS} = 400V$$
 $R_{DS(on)} = 1.8\Omega$
 $I_D = 0.49A$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4-pin DIP package is a low-cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1 inch pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 watt.



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10 V	0.49	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10 V	0.31	Α
I _{DM}	Pulsed Drain Current ①	3.9	
P _D @T _C = 25°C	Power Dissipation	1.0	W
	Linear Derating Factor	0.0083	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
E _{AS}	Single Pulse Avalanche Energy ②	48	mJ
I _{AR}	Avalanche Current ①	0.49	А
E _{AR}	Repetitive Avalanche Energy ①	0.10	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.0	V/ns
TJ	Operating Junction and	-55 to + 150	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

Document Number: 90167

	Parameter	Min.	Тур.	Max.	Units
$R_{\theta JA}$	Junction-to-Ambient	_	_	120	°C/W

Revision 0

www.vishay.com



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	400	_	_	V	V _{GS} = 0V, ID = 250μA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	_	0.51		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	_	_	1.8	Ω	V _{GS} = 10.0V, I _D = 0.21A ④
		_	_		52	V _{GS} = V, I _D = A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	_	4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
9fs	Forward Transconductance	1.7	_	_	S	$V_{DS} = 50V, I_{D} = 1.2A$
I _{DSS}	Drain-to-Source Leakage Current	_	_	25		$V_{DS} = 400V, V_{GS} = 0V$
		_	_	250	μA	$V_{DS} = 320V, V_{GS} = 0V, T_{J} = 125$ °C
I _{GSS}	Gate-to-Source Forward Leakage	_	_	100	- 4	V _{GS} = 20V
	Gate-to-Source Reverse Leakage	_	_	-100	nA	V _{GS} = -20V
Qg	Total Gate Charge	_	_	20		$I_D = 2.0A$
Q _{gs}	Gate-to-Source Charge	_	_	3.3	nC	V _{DS} = 320V
Q _{gd}	Gate-to-Drain ("Miller") Charge	_	_	11		V _{GS} = 10V, See Fig. 6 and 13 ④
t _{d(on)}	Turn-On Delay Time	_	10	_		V _{DD} = 200V
t _r	Rise Time	_	14	_	ns	$I_D = 3.3A$
t _{d(off)}	Turn-Off Delay Time	_	30	_	113	$R_G = 18\Omega$
t _f	Fall Time	_	13	_		$R_D = 56\Omega$, See Fig. 10 \oplus
L _D	Internal Drain Inductance	_	4.0	_		Between lead,
					nH	6mm (0.25in.)
L _S	Internal Source Inductance	_	6.0	_	11111	from package
						and center of
0	Land Oracitation		440			die contact
C _{iss}	Input Capacitance	_	410	_		$V_{GS} = 0V$
Coss	Output Capacitance	_	120		pF	V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance	_	47	_		f = 1.0MHz, See Fig. 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions							
Is	Continuous Source Current			0.40		MOSFET symbol							
	(Body Diode)		— 0.49	Α	showing the								
I _{SM}	Pulsed Source Current			0.0	0.0	0.0	0.0	0.0	0.0	- 3.9	3.9	^	integral reverse
	(Body Diode) ①		_	_	_	_	$-\parallel -\parallel$	— 3.S				3.9	3.9
V_{SD}	Diode Forward Voltage	_	_	1.6	V	$T_J = 25^{\circ}C$, $I_S = 0.49A$, $V_{GS} = 0V$ ④							
t _{rr}	Reverse Recovery Time	_	270	600	ns	$T_J = 25^{\circ}C, I_F = 3.3A$							
Q _{rr}	Reverse RecoveryCharge	_	1.4	3.0	μC	di/dt = 100A/µs ④							
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)											

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- $\label{eq:loss_def} \begin{array}{l} \mbox{\Large \begin{tabular}{l} $I_{SD} \leq 2.0A, \ di/dt \leq 40A/\mu s, \ V_{DD} \leq V_{(BR)DSS},$ \\ \mbox{\Large \begin{tabular}{l} $I_{J} \leq 150^{\circ}C$ \end{tabular} } \end{array} }$
- $\begin{tabular}{ll} \mathbb{O} V_{DD} = 50V, starting T_J = 25°C, L = 21mH $$R_G$ = 25Ω, I_{AS} = 2.0A. (See Figure 12) \end{tabular}$
- 4 Pulse width $\leq 300 \mu s$; duty cycle $\leq 2\%$.




Fig 1. Typical Output Characteristics, $T_C = 25^{\circ}C$




Fig 2. Typical Output Characteristics, $T_C = 150^{\circ}C$




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

IRFD320 ISPR




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area






Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

IRFD320 **I⊕R**




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

dv/dt Test Circuit

Fig 14. For N-Channel HEXFETs




Peak Diode RecoveryTest Circuit



IRFD320 IOR

Package Outline





International Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331 EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: (44) 0883 713215 IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 3L1, Tel: (905) 475 1897 IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: 6172 37066 IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: (39) 1145 10111 IR FAR EAST: K&H Bldg., 2F, 3-30-4 Nishi-Ikeburo 3-Chome, Toshima-Ki, Tokyo 171 Tel: (03)3983 0641 IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, 0316 Tel: 65 221 8371

Data and specifications subject to change without notice.



Vishay

Notice

The products described herein were acquired by Vishay Intertechnology, Inc., as part of its acquisition of International Rectifier's Power Control Systems (PCS) business, which closed in April 2007. Specifications of the products displayed herein are pending review by Vishay and are subject to the terms and conditions shown below.

Specifications of the products displayed herein are subject to change without notice. Vishay Intertechnology, Inc., or anyone on its behalf, assumes no responsibility or liability for any errors or inaccuracies.

Information contained herein is intended to provide a product description only. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Vishay's terms and conditions of sale for such products. Vishay assumes no liability whatsoever, and disclaims any express or implied warranty, relating to sale and/or use of Vishay products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Vishay for any damages resulting from such improper use or sale.

International Rectifier®, IR®, the IR logo, HEXFET®, HEXSense®, HEXDIP®, DOL®, INTERO®, and POWIRTRAIN® are registered trademarks of International Rectifier Corporation in the U.S. and other countries. All other product names noted herein may be trademarks of their respective owners.

Document Number: 99901 www.vishay.com Revision: 12-Mar-07