National Semiconductor

MM54HCT193/MM74HCT193 Synchronous Binary Up/Down Counters


General Description

These high speed synchronous counters utilize advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of CMOS technology, along with the speeds of low power Schottky TTL. The MM54HCT193/MM74HCT193 is a binary counter having two separate clock inputs, an UP COUNT input and a DOWN COUNT input. All outputs of the flip-flops are simultaneously triggered on the low-to-high transition of either clock while the other input is held high. The direction of counting is determined by which input is clocked.

This device has TTL compatible inputs. It can drive 15 LS-TTL loads.

This counter may be preset by entering the desired data on the DATA A, DATA B, DATA C, and DATA D inputs. When the LOAD input is taken low, the data is loaded independently of either clock input. This feature allows the counter to be used as a divide-by-n counter by modifying the count length with the preset inputs.


In addition, the HCT193 can also be cleared. This is accomplished by inputting a high on the CLEAR input. All 4 internal stages are set to a low level independently of either COUNT input.



All inputs are protected from damage due to static discharge by diodes to V_{CC} and ground.

Features

- Low quiescent supply current: 80 μA maximum (74HCT Series)
- Low input current: 1 µA maximum
- TTL compatible inputs



© 1995 National Semiconductor Corporation TL/F/5742

RRD-B30M105/Printed in U. S. A.

January 1988

Absolute Maximum Ratings (Notes 1 and 2) If Military/Aerospace specified devices are required,

please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage (V_{CC}) -0.5V to +7.0V

DC Input Voltage (VIN)

Power Dissipation (P_D) (Note 3)

S.O. Package only

Lead Temperature (T_L)

(Soldering, 10 seconds)

DC Output Voltage (V_{OUT})

Clamp Diode Current (I_{IK}, I_{OK})

DC Output Current, per Pin (I_{OUT})

DC V_{CC} or GND Current, per Pin(I_{CC})

Storage Temperature Range (T_{STG})

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	4.5	5.5	V
DC Input or Output Voltage			
(V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temp. Range (T _A)			
MM74HCT	-40	+85	°C
MM54HCT	-55	+ 125	°C
Input Rise or Fall Times			
(t _r , t _f)		500	ns

DC Electrical Characteristics $V_{CC} = 5V \pm 10\%$ unless otherwise specified

-1.5V to $V_{\mbox{CC}}$ + 1.5V

-0.5V to V_{CC} + 0.5V

 $-65^{\circ}C$ to $+150^{\circ}C$

 \pm 20 mA

 $\pm 25 \text{ mA}$

 \pm 50 mA

600 mW

500 mW

260°C

Symbol	Parameter	Conditions	ions T _A =25°C		74HCT T _A =-40°C to 85°C	54HCT T _A = -55°C to 125°C	Units
			Тур		Guaranteed L	aranteed Limits	
VIH	Minimum High Level Input Voltage			2.0	2.0	2.0	V
VIL	Maximum Low Level Input Voltage			0.8	0.8	0.8	V
V _{OH}	Minimum High Level Output Voltage	$ \begin{split} & V_{IN} = V_{IH} \text{ or } V_{IL} \\ & I_{OUT} = 20 \; \mu \text{A} \\ & I_{OUT} = 4.0 \; \text{mA}, V_{CC} = 4.5 \text{V} \\ & I_{OUT} = 4.8 \; \text{mA}, V_{CC} = 5.5 \text{V} \end{split} $	4.2	V _{CC} -0.1 3.98 4.98	V _{CC} -0.1 3.84 4.84	V _{CC} -0.1 3.7 4.7	V V V
V _{OL}	Maximum Low Level Voltage	$ \begin{split} & V_{IN} = V_{IH} \text{ or } V_{IL} \\ & I_{OUT} = 20 \ \mu A \\ & I_{OUT} = 4.0 \ mA, \ V_{CC} = 4.5 V \\ & I_{OUT} = 4.8 \ mA, \ V_{CC} = 5.5 V \end{split} $		0.1 0.26 0.26	0.1 0.33 0.33	0.1 0.4 0.4	V V V
I _{IN}	Maximum Input Current	$V_{IN} = V_{CC}$ or GND, V _{IH} or V _{IL}		±0.1	±1.0	±1.0	μΑ
ICC	Maximum Quiescent Supply Current	$V_{IN} = V_{CC} \text{ or } GND$ $I_{OUT} = 0 \ \mu A$		8.0	80	160	μΑ
		V _{IN} = 2.4V or 0.5V (Note 4)		1.0	1.2	1.3	mA


Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.


Note 2: Unless otherwise specified all voltages are referenced to ground.


Note 3: Power dissipation temperature derating—plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: - 12 mW/°C from 100°C to 125°C. Note 4: Measured per pin, all other inputs held at V_{CC} or GND.


Symbo	I Parameter	Fro		То	Conditi	ons Typ	Guaranteed	Units	
f _{MAX}	Maximum Clock	(Inpu	ut) (Output)	Conditi	35	Limit	MHz	
MAX	Frequency							1011 12	
t _{PLH, PHL} Maximum Propagation Delay Time		Loa	ad QA, QB, QC, QD			26		ns	
t _{PLH, PHL} Maximum Propagation Delay Time			ata A, QA, QB, , C, D, QC, QD			25		ns	
t _{PLH, PHL} Maximum Propagation Delay Time			Count-Up QA, C or -Down QC, C			26		ns	
t _{PLH, PH}			Count-Up Carry			22		ns	
t _{PLH, PH}	t _{PLH, PHL} Maximum Propagation Delay Time		Count-Dn Borrow		22		ns		
t _{PLH, PH}		Clea		QA, QB, QC, QD	25			ns	
Symbol	Parameter	From (Input)	To (Output)	T=25°C Typ	T = 25°C	74HC $T = -40^{\circ}$ to 85°C Guaranteed	54HC T = - 55° to 125°C	Units	
Symbol	Parameter				1-250			Unit	
MAX	Maximum Clock Frequency			32	20	Guaranteed 16	13	MH	
^t PLH, PHL	Maximum Propagation Delay Time	Load	QA, QB, QC, QD	29	44	55	66	ns	
PLH, PHL	Maximum Propagation Delay Time	Data A	QA, QB, QC, QD	28	40	50	60	ns	
PLH, PHL	Maximum Propagation Delay Time	Count-Up or -Down	QA, QB QC, QD	30	43	54	65	ns	
^I PLH, PHL	Maximum Propagation Delay Time	Count-Up	Carry	25	30	38	45	ns	
PLH, PHL	Maximum Propagation Delay Time	Count- Down	Borrow	25	30	38	45	ns	
^İ PLH, PHL	Maximum Propagation Delay Time	Clear	QA, QB QC, QD	28	35	44	53	ns	
tw	Minimum Clock Pulse Width			16	25	31	38	ns	
ts	Minimum Setup Time Data before Load-LH				20	25	30	ns	
ŀн	Minimum Hold Time Data after Load-LH			-3	5	6	6 8		
t _{REM}	Minimum Removal Time Load to Count			-2	5	6	8	ns	
REM	Minimum Removal Time Clear to Count			2	5	6	8	ns	
w	Minimum Load Pulse Width			18	20	25	30	ns	
tw	Minimum Clear Pulse Width			8	20	25	30	ns	
TLH, THL	Output Rise or Fall Time			10	15	19	22	ns	
C _{PD}	Power Dissipation Capacitance			40				Γ	
	Maximum lange t Q it			-	10	10	10	+	

 $\label{eq:linear} \begin{array}{|c|c|c|c|c|} \hline C_{IN} & Maximum Input Capacitance & 5 & 10 & 10 & pF \\ \hline Note 5: C_{PD} \mbox{ determines the no load dynamic power consumption, } P_D = C_{PD} \mbox{ V}_{CC}^2 \mbox{ f} + I_{CC} \mbox{ V}_{CC}, \mbox{ and the no load dynamic current consumption, } I_s = C_{PD} \mbox{ V}_{CC} \mbox{ f} + I_{CC} \mbox{ Note 6: Refer to Section 1 for Typical MM54/74HCT AC Switchforms and Test Circuits.} \end{array}$









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.