

IW4053B

## Analog Multiplexer Demultiplexer

### High-Performance Silicon-Gate CMOS

The IW4053B analog multiplexer/demultiplexer is digitally controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to 20V peak-to-peak can be achieved by digital signal amplitudes of 4.5 to 20V (if  $V_{CC} - GND = 3V$ , a  $V_{CC} - V_{EE}$  of up to 13 V can be controlled; for  $V_{CC} - V_{EE}$  level differences above 13V a  $V_{CC} - GND$  of at least 4.5V is required).


These multiplexer circuits dissipate extremely low quiescent power over the full  $V_{CC} - GND$  and  $V_{CC} - V_{EE}$  supply-voltage ranges, independent of the logic state of the control signals. When a logic "1" is present at the ENABLE input terminal all channels are off.

The IW4053B is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an enable input. Each control input selects one of a pair of channels which are connected in a single-pole double-throw configuration.


- Operating Voltage Range: 3.0 to 18 V
- Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (over full package temperature range):
  - 1.0 V min @ 5.0 V supply
  - 2.0 V min @ 10.0 V supply
  - 2.5 V min @ 15.0 V supply

### LOGIC DIAGRAM

Triple Single-Pole, Double-Position  
Plus Common Off



PIN 16 =  $V_{CC}$   
PIN 7 =  $V_{EE}$   
PIN 8 = GND



### ORDERING INFORMATION

IW4053BN Plastic

IW4053BDW SOIC

$T_A = -55^\circ$  to  $125^\circ$  C for all packages

### PIN ASSIGNMENT

Y1	1 •	16	$V_{CC}$
Y0	2	15	Y
Z1	3	14	X
Z	4	13	X1
Z0	5	12	X0
ENABLE	6	11	A
$V_{EE}$	7	10	B
GND	8	9	C

### FUNCTION TABLE

Enable	Control Inputs			ON Channels		
	C	B	A	Z0	Y0	X0
L	L	L	L	Z0	Y0	X0
L	L	L	H	Z0	Y0	X1
L	L	H	L	Z0	Y1	X0
L	L	H	H	Z0	Y1	X1
L	H	L	L	Z1	Y0	X0
L	H	L	H	Z1	Y0	X1
L	H	H	L	Z1	Y1	X0
L	H	H	H	Z1	Y1	X1
H	X	X	X	None		

X = don't care



INTEGRAL

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +20	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±10	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
P <sub>D</sub>	Power Dissipation per Output Transistor	100	mW
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	3.0	18	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C
I	Multiplexer Switch Input Current Capability*	-	25	mA
R <sub>OH</sub>	Output Load Resistance	100	-	Ω

\* In certain applications, the external load-resistor current may include both V<sub>CC</sub> and signal-line components.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND≤(V<sub>IN</sub> or V<sub>OUT</sub>)≤V<sub>CC</sub>.

Unused digital pins must be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused Analog I/O pins may be left open or terminated.

**DC ELECTRICAL CHARACTERISTICS** Digital Section

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit
				≥ -55 °C	≤ 25 °C	≤ 125 °C	
V <sub>IH</sub>	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	V <sub>IS</sub> =V <sub>CC</sub> thru 1kΩ V <sub>EE</sub> =GND I <sub>IS</sub> <2μA on all OFF Channels R <sub>L</sub> =1kΩ to GND	5 10 15	3.5 7 11	3.5 7 11	3.5 7 11	V
V <sub>IL</sub>	Maximum Low -Level Input Voltage, Channel-Select or Enable Inputs	V <sub>IS</sub> =V <sub>CC</sub> thru 1kΩ V <sub>EE</sub> =GND I <sub>IS</sub> <2μA on all OFF Channels R <sub>L</sub> =1kΩ to GND	5 10 15	1.5 3 4	1.5 3 4	1.5 3 4	V
I <sub>IN</sub>	Maximum Input Leakage Current, Channel-Select or Enable Inputs	V <sub>IN</sub> =V <sub>CC</sub> or GND	18	±0.1	±0.1	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	Channel Select = V <sub>CC</sub> or GND	5 10 15 20	5 10 20 100	5 10 20 100	150 300 600 3000	μA

**DC ELECTRICAL CHARACTERISTICS** Analog Section

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit
				≥ -55 °C	≤ 25 °C	≤ 125 °C	
R <sub>ON</sub>	Maximum “ON” Resistance	V <sub>EE</sub> =GND=0 V <sub>IS</sub> = GND to V <sub>CC</sub>	5 10 15	800 310 200	1050 400 240	1300 550 320	Ω
ΔR <sub>ON</sub>	Maximum Difference in “ON” Resistance Between Any Two Channels in the Same Package	V <sub>EE</sub> =GND=0	5 10 15	- - -	10 15 5	- - -	Ω
I <sub>OFF</sub>	Maximum Off- Channel Leakage Current, Any One Channel	V <sub>EE</sub> =GND=0	18	±100	±100	±1000	nA
	Maximum Off- Channel Leakage Current, Common Channel	V <sub>EE</sub> =GND=0	18	±100	±100	±1000	

## AC ELECTRICAL CHARACTERISTICS( $C_L=50\text{pF}$ , Input $t_r=t_f=20.0\text{ ns}$ )

Symbol	Parameter	$V_{CC}$ V	Guaranteed Limit			Unit
			$\geq -55$ $^{\circ}\text{C}$	$\leq 25$ $^{\circ}\text{C}$	$\leq 125$ $^{\circ}\text{C}$	
$t_{PLH}, t_{PHL}$	Maximum Propagation Delay , Analog Input to Analog Output (Figure 1) $R_L=200\text{k}\Omega$	5 10 15	60 30 20	60 30 20	120 60 40	ns
$t_{PLZ}, t_{PHZ}$	Maximum Propagation Delay , Address to Analog Output (Figure 2) $R_L=10\text{k}\Omega$ $V_{EE}=\text{GND}=0$	5 10 15	720 320 240	720 320 240	1440 640 480	ns
	$V_{EE}=-5\text{V}$	5	450	450	900	
$t_{PLZ}, t_{PZL}$	Maximum Propagation Delay, Enable to Analog Output (Figure 2) $R_L=10\text{k}\Omega$ $V_{EE}=\text{GND}=0$	5 10 15	720 320 240	720 320 240	1440 640 480	ns
	$V_{EE}=-10\text{V}$	5	400	400	800	
$t_{PHZ}, t_{PZH}$	Maximum Propagation Delay, Enable to Analog Output (Figure 2) $R_L=10\text{k}\Omega$ $V_{EE}=\text{GND}=0$	5 10 15	450 210 160	450 210 160	900 420 320	ns
	$V_{EE}=-10\text{V}$	5	300	300	600	
$C_{IN}$	Maximum Input Capacitance, Channel-Select or Enable Inputs	-	7.5	7.5	7.5	pF
$C_{I/O}$	Maximum Capacitance $V_{EE}=\text{GND}=-5\text{V}$					pF
	$C_{IS}$	5	-	5	-	
	$C_{OS}$	5	-	9	-	
	Feedthrough $C_{IOS}$	5	-	0.2	-	


## ADDITIONAL APPLICATION CHARACTERISTICS

Symbol	Parameter	Test Conditions	V <sub>CC</sub>	V <sub>IS</sub>	Limit*		Unit
			V	V	25 °C		
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (-3db)	V <sub>EE</sub> =GND R <sub>L</sub> =1kΩ 20 log(V <sub>OS</sub> /V <sub>IS</sub> )=-3db  V <sub>OS</sub> at Common OUT/IN	10	5*	30		MHz
			10	5*	60		
	(-40db) Feedthrough Frequency (All Channels OFF)	V <sub>EE</sub> =GND R <sub>L</sub> =1kΩ 20 log(V <sub>OS</sub> /V <sub>IS</sub> )=-40db  V <sub>OS</sub> at Common OUT/IN	10	5*	8		
			10	5*	8		
	(-40db) Signal Crosstalk Frequency	V <sub>EE</sub> =GND R <sub>L</sub> =1kΩ 20 log(V <sub>OS</sub> /V <sub>IS</sub> )=-40db Between any 2 Sections : In Pin 2, Out Pin 14 In Pin 15, Out Pin 14				2.5 6	
THD	Total Harmonic Distortion	V <sub>EE</sub> =GND f <sub>IS</sub> =1kHz sine wave	5 10 15	2* 3* 5*	0.3 0.2 012	%	
-	Address-or Enable to Signal Crosstalk	V <sub>EE</sub> =GND R <sub>L</sub> =10kΩ** t <sub>r</sub> ,t <sub>f</sub> =20ns Square Wave	10	-	65	mv (peak)	


\* Peak-to-peak voltage symmetrical about (V<sub>DD</sub>-V<sub>EE</sub>)/2

\*\*Both ends of channel





**Figure 1. Switching Waveforms**



**Figure 2. Switching Waveforms**

## EXPANDED LOGIC DIAGRAM

