

SCCS039 - September 1994 - Revised March 2000

8-Bit Latches

Features

- Function and pinout compatible with the fastest bipolar logic
- 25 Ω output series resistors to reduce transmission line refelection noise
- FCT-C speed at 4.7 ns max.
- Reduced V_{OH} (typically=3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- · Power-off disable feature
- · Matched rise and fall times
- ESD > 2000V
- Fully compatible with TTL input and output logic levels

• Sink current 12 mA Source current 15 mA

Extended commercial temp. range of -40°C to +85°C


Functional Description

The FCT2373T and FCT2573T are 8-bit, high-speed CMOS TTL-compatible buffered latches with three-state outputs that are ideal for driving high-capacitance loads, such as memory and address buffers. On-chip 25Ω termination resistors have been added to the outputs to reduce system noise caused by reflections. FCT2373T can be used to replace FCT373T, and FCT2573T to replace FCT573T to reduce noise in an existing design.

When latch enable (LE) is HIGH, the flip-flops appear transparent to the data. Data that meets the required set-up times are latched when LE transitions from HIGH to LOW. Data appears on the bus when the output enable (\overline{OE}) is LOW. When output enable is HIGH, the bus output is in the high impedance state. In this mode, data can still be entered into the latches.


The outputs are designed with a power-off disable feature to allow for live insertion of boards.

Logic Symbol





FCT2373T-1

Pin Configurations



Logic Block Diagram







Function Table^[1]

	Inputs				
ŌĒ	LE	D	0		
L	Н	Н	Н		
L	Н	L	L		
L	L	X	Q_0		
Н	Х	Х	Z		

Maximum Ratings^[2, 3]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied-65°C to +135°C

Supply Voltage to Ground Potential..... -0.5V to +7.0V DC Input Voltage -0.5V to +7.0V DC Output Voltage...... -0.5V to +7.0V DC Output Current (Maximum Sink Current/Pin) 120 mA Static Discharge Voltage.....>2001V (per MIL-STD-883, Method 3015)

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	–40°C to +85°C	5V ± 5%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-15 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =12 mA		0.3	0.55	V
R _{OUT}	Output Resistance	V _{CC} =Min., I _{OL} =12 mA	20	28	40	Ω
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
V _H	Hysteresis ^[6]	All inputs		0.2		V
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _I	Input HIGH Current	V _{CC} =Max., V _{IN} =V _{CC}			5	μΑ
I _{IH}	Input HIGH Current	V _{CC} =Max., V _{IN} =2.7V			±1	μΑ
I _{IL}	Input LOW Current	V _{CC} =Max., V _{IN} =0.5V			±1	μΑ
I _{OZH}	Off State HIGH-Level Output Current	V _{CC} =Max., V _{OUT} =2.7V			10	μА
I _{OZL}	Off State LOW-Level Output Current	V _{CC} =Max., V _{OUT} =0.5V			-10	μА
I _{OS}	Output Short Circuit Current ^[7]	V _{CC} =Max., V _{OUT} =0.0V	-60	-120	-225	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} =4.5V			±1	μΑ

Notes:

- HIGH Voltage LevelLOW Voltage Level

 - Χ = Don't Care
 - = HIGH Impedance Ζ
- $Q_n = Previous$ state of flip flops (Q_{n-1}) Unless otherwise noted, these limits are over the operating free-air temperature range. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.
- T_A is the "instant on" case temperature.
- Typical values are at V_{CC}=5.0V, T_A=+25°C ambient. This parameter is specified but not tested.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.



Capacitance^[6]

Parameter	Description	Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance	6	10	pF
C _{OUT}	Output Capacitance	8	12	pF

Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
I _{CC}	Quiescent Power Supply Current	V_{CC} =Max., $V_{IN} \le 0.2V$, $V_{IN} \ge V_{CC}$ -0.2V	0.1	0.2	mA
Δl _{CC}	Quiescent Power Supply Current (TTL inputs)	V _{CC} =Max., V _{IN} =3.4V, ^[8] f ₁ =0, Outputs Open	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ^[9]	$V_{CC}=Max.$, One Input Toggling, 50% Duty Cycle, Outputs Open, $\overline{OE}=GND$, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC}-0.2V$	0.06	0.12	mA/ MHz
Ic	Total Power Supply Current ^[10]	V_{CC} =Max., 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ =10 MHz, \overline{OE} =GND, LE= V_{CC} , V_{IN} ≤ 0.2V or V_{IN} ≥ V_{CC} -0.2V	0.7	1.4	mA
		V_{CC} =Max., 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ =10 MHz, $\overline{\text{OE}}$ =GND, LE= V_{CC} , V_{IN} =3.4V or V_{IN} =GND	1.0	2.4	mA
		$\label{eq:control_control_control} V_{CC}\text{=}Max., 50\% \text{ Duty Cycle, Outputs Open,} \\ \underline{\text{Eight Bits Toggling at }} f_1\text{=}2.5 \text{ MHz,} \\ \overline{\text{OE}}\text{=}\text{GND, LE}\text{=}V_{CC}, \\ V_{\text{IN}}\text{\leq}~0.2\text{V or }V_{\text{IN}}\text{\geq}~V_{CC}\text{-}0.2\text{V}}$	1.3	2.6 ^[11]	mA
		$\begin{array}{c} V_{CC}\text{=}\text{Max., }50\% \text{ Duty Cycle, Outputs Open,} \\ \underline{\text{Eight Bits Toggling at f}_1\text{=}2.5 \text{ MHz,}} \\ \overline{\text{OE}\text{=}\text{GND, LE}\text{=}V_{CC,}} \text{ $V_{\text{IN}}\text{=}3.4$V or $V_{\text{IN}}\text{=}\text{GND}} \end{array}$	3.3	10.6 ^[11]	mA

Notes:

Notes:
8. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.
9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
10. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
I_C = I_{CC}+ΔI_{CC}D_HN_T+I_{CCD}(f₀/2 + f₁N₁)
I_{CC} = Quiescent Current with CMOS input levels
ΔI_{CC} = Power Supply Current for a TTL HIGH input (V_{IN}=3.4V)
D_H = Duty Cycle for TTL inputs HIGH
N_T = Number of TTL inputs at D_H
I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
f₀ = Clock frequency for registered devices, otherwise zero
f₁ = Input signal frequency
N₁ = Number of inputs changing at f₁
All currents are in milliamps and all frequencies are in megahertz.
11. Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.



Switching Characteristics Over the Operating Range^[12]

		CY74FC		CY74FCT CY74FCT		CY74FCT2373CT CY74FCT2573CT			Fig.
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[13]
t _{PLH} t _{PHL}	Propagation Delay D to O	1.5	8.0	1.5	5.2	1.5	4.2	ns	1, 3
t _{PLH} t _{PHL}	Propagation Delay LE to O	2.0	13.0	2.0	8.5	2.0	5.5	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time	1.5	11.0	1.5	6.5	1.5	5.5	ns	1, 7, 8
t _{PHZ} t _{PLZ}	Output Disable Time	1.5	7.0	1.5	5.5	1.5	5.0	ns	1, 7, 8
t _S	Set-Up Time, HIGH to LOW D to LE	2.0		2.0		2.0		ns	9
t _H	Hold Time, HIGH to LOW D to LE	1.5		1.5		1.5		ns	9
t _W	LE Pulse Width HIGH	6.0		5.0		5.0		ns	5

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.2	CY74FCT2373CTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT2373CTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
5.2	CY74FCT2373ATQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT2373ATSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
8.0	CY74FCT2373TQCT	Q5	20-Lead (150-Mil) QSOP	Commercial

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
4.2	CY74FCT2573CTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT2573CTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
5.2	CY74FCT2573ATQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
8.0	CY74FCT2573TSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	Commercial


Document #: 38-00338-B


Minimum limits are specified but not tested on Propagation Delays.
 See "Parameter Measurement Information" in the General Information section.




Package Diagrams

20-Lead Quarter Size Outline Q5









DIMENSIONS IN INCHES $\frac{\text{MIN.}}{\text{MAX.}}$ LEAD COPLANARITY 0.004 MAX.

20-Lead (300-Mil) Molded SOIC S5



DIMENSIONS IN INCHES MIN. MAX.
LEAD COPLANARITY 0.004 MAX.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated