

SCCS040 - September 1994 - Revised March 2000

8-Bit Registers


Features

- Function and pinout compatible with FCT and F logic
- 25 Ω output series resistors to reduce transmission line reflection noise
- FCT-C speed at 5.2 ns max.
- Reduced V_{OH} (typically=3.3V) versions of equivalent FCT functions
- Edge-rate control circuitry for significantly improved noise characteristics
- · Power-off disable feature
- · Matched rise and fall times
- · Fully compatible with TTL input and output logic levels
- ESD > 2000V
- Sink current 12 mA
 Source current 15 mA
- Edge-triggered D-type inputs
- 250 MHz typical toggle rate
- Extended commercial temp. range of -40°C to +85°C

Functional Description

The FCT2374T and FCT2574T are high-speed low-power octal D-type flip-flops featuring separate D-type inputs for each flip-flop. On-chip termination resistors have been added to the outputs to reduce system noise caused by reflections. The FCT2374T and FCT2574T can be used to replace the FCT374T and FCT574T to reduce noise in an existing design. Both devices have three-state outputs for bus oriented applications. A buffered clock (CP) and output enable (OE) are common to all flip-flops. The FCT2574T is identical to the FCT2374T except that all the outputs are on one side of the package and inputs on the other side. The flip-flops contained in the FCT2374T and FCT2574T will store the state of their individual D inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. When OE is LOW, the contents of the flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs will be in the high-impedence state. The state of output enable does not affect the state of the flip-flops.

The outputs are designed with a power-off disable feature to allow for live insertion of boards.





Function Table^[1]

	Inputs				
D	СР	ŌĒ	0		
Н	۲	L	Н		
L	۲	L	L		
X	Х	Н	Z		

Maximum Ratings^[2, 3]

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied-65°C to +135°C

Supply Voltage to Ground Potential	–0.5V to +7.0V
DC Input Voltage	–0.5V to +7.0V
DC Output Voltage	–0.5V to +7.0V
DC Output Current (Maximum Sink Cu	rrent/Pin) 120 mA
Power Dissipation	0.5W
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	-40°C to +85°C	5V ± 5%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Typ. ^[5]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} =Min., I _{OH} =-15 mA	2.4	3.3		V
V _{OL}	Output LOW Voltage	V _{CC} =Min., I _{OL} =12 mA		0.3	0.55	V
R _{OUT}	Output Resistance	V _{CC} =Min., I _{OL} =12 mA	20	25	40	Ω
V _{IH}	Input HIGH Voltage		2.0			V
V _{IL}	Input LOW Voltage				0.8	V
V _H	Hysteresis ^[6]	All inputs		0.2		V
V _{IK}	Input Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18 mA		-0.7	-1.2	V
I _I	Input HIGH Current	V _{CC} =Max., V _{IN} =V _{CC}			5	μΑ
I _{IH}	Input HIGH Current	V _{CC} =Max., V _{IN} =2.7V			±1	μΑ
I _{IL}	Input LOW Current	V _{CC} =Max., V _{IN} =0.5V			±1	μΑ
I _{OZH}	Off State HIGH-Level Output Current	V _{CC} =Max., V _{OUT} =2.7V			10	μΑ
I _{OZL}	Off State LOW-Level Output Current	V _{CC} =Max., V _{OUT} =0.5V			-10	μА
Ios	Output Short Circuit Current ^[7]	V _{CC} =Max., V _{OUT} =0.0V	-60	-120	-225	mA
I _{OFF}	Power-Off Disable	V _{CC} =0V, V _{OUT} =4.5V			±1	μΑ

Capacitance^[6]

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
C _{IN}	Input Capacitance		5	10	pF
C _{OUT}	Output Capacitance		9	12	pF

- Notes:

 1. H = HIGH Voltage Level.
 L = LOW Voltage Level
 X = Don't Care
 Z = HIGH Impedance
 _ = LOW-to-HIGH clock transition
 2. Unless otherwise noted, these limits are over the operating free-air temperature range.
 3. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

 1. This the "instant on" case temperature.
- Typical values are at V_{CC}=5.0V, T_A=+25°C ambient.
- This parameter is specified but not tested.

 Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parametric tests. In any sequence of parameter tests, I_{OS} tests should be performed last.



Power Supply Characteristics

Parameter	Description	Test Conditions	Typ. ^[5]	Max.	Unit
Icc	Quiescent Power Supply Current	V_{CC} =Max., V_{IN} ≤0.2V, V_{IN} ≥ V_{CC} -0.2V	0.1	0.2	mA
Δl _{CC}	Quiescent Power Supply Current (TTL inputs)	V _{CC} =Max., V _{IN} =3.4V, ^[8] f ₁ =0, Outputs Open	0.5	2.0	mA
I _{CCD}	Dynamic Power Supply Current ^[9]	V _{CC} =Max., One Input Toggling, 50% Duty Cycle, Outputs Open, OE=GND, V _{IN} ≤0.2V or V _{IN} ≥V _{CC} −0.2V	0.06	0.12	mA/ MHz
I _C	Total Power Supply Current ^[10]	V_{CC} =Max., 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ =5 MHz, f ₀ =10 MHz $\overline{\text{OE}}$ =GND, V_{IN} ≤0.2V or V_{IN} ≥ V_{CC} -0.2V	0.7	1.4	mA
		V _{CC} =Max., 50% Duty Cycle, Outputs Open, One Bit Toggling at f ₁ =5 MHz, f ₀ =10 MHz OE=GND, V _{IN} =3.4V or V _{IN} =GND	1.2	3.4	mA
		V_{CC} =Max., 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f ₁ =2.5 MHz, Fo=10 MHz, OE=GND, V_{IN} ≤0.2V or V_{IN} ≥ V_{CC} -0.2V	1.6	3.2 ^[11]	mA
		$V_{\rm CC}$ =Max., 50% Duty Cycle, Outputs Open, Eight Bits Toggling at f ₁ =2.5 MHz, Fo=10 MHz, $\overline{\rm OE}$ =GND, $V_{\rm IN}$ =3.4V or $V_{\rm IN}$ =GND	3.9	12.2 ^[11]	mA

Switching Characteristics Over the Operating Range^[11]

		CY74FCT2374T CY74FCT2574T		CY74FCT2374AT CY74FCT2574AT		CY74FCT2374CT CY74FCT2574CT			Fig.
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Fig. No. ^[13]
t _{PLH} t _{PHL}	Propagation Delay Clock to Output	2.0	10.0	2.0	6.5	2.0	5.2	ns	1, 5
t _{PZH} t _{PZL}	Output Enable Time	1.5	12.5	1.5	6.5	1.5	6.2	ns	1, 7, 8
t _{PHZ}	Output Disable Time	1.5	8.0	1.5	5.5	1.5	5.0	ns	1, 7, 8
t _S	Set-Up Time, HIGH or LOW D to CP	2.0		2.0		1.5		ns	4
t _H	Hold Time, HIGH or LOW D to CP	1.5		1.5		1.0		ns	4
t _W	Clk Pulse Width HIGH or LOW	7.0		5.0		4.0		ns	5

Notes:

- 8. Per TTL driven input (V_{IN}=3.4V); all other inputs at V_{CC} or GND.

 9. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

 10. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}
 I_C = I_{CC}+ΔI_{CC}D_HN_T+I_{CCD}(f₀/2 + f₁N₁)
 I_{CC} = Quiescent Current with CMOS input levels

 ΔI_{CC} = Power Supply Current for a TTL HIGH input
 (V_L=3.4V)
- - Licc rower supply current for a LLL HIGH input (V_{IN}=3.4V)

 D_H = Duty Cycle for TTL inputs HIGH

 N_T = Number of TTL inputs at D_H

 I_{CCD} = Dynamic Current caused by an input transition pair (HLH or LHL)
 - (HLH or LHL)
- (HLH or LHL)

 f₀ = Clock frequency for registered devices, otherwise zero
 f₁ = Input signal frequency
 N₁ = Number of inputs changing at f₁
 All currents are in milliamps and all frequencies are in megahertz.

 11. Values for these conditions are examples of the I_{CC} formula. These limits are specified but not tested.

 12. Minimum limits are specified but not tested on Propagation Delays.

 13. See "Parameter Measurement Information" in the General Information section.



Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.2	CY74FCT2374CTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT2374CTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
6.5	CY74FCT2374ATQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT2374ATSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	
10.0	CY74FCT2374TSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	Commercial

Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
5.2	CY74FCT2574CTQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
	CY74FCT2574CTSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	1
6.5	CY74FCT2574ATQCT	Q5	20-Lead (150-Mil) QSOP	Commercial
10.0	CY74FCT2574TSOC/SOCT	S5	20-Lead (300-Mil) Molded SOIC	Commercial


Document #: 38-00345-B




Package Diagrams

20-Lead Quarter Size Outline Q5










DIMENSIONS IN INCHES $\frac{\text{MIN.}}{\text{MAX.}}$ LEAD COPLANARITY 0.004 MAX.

20-Lead (300-Mil) Molded SOIC S5



DIMENSIONS IN INCHES MIN. MAX.
LEAD COPLANARITY 0.004 MAX.





IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated